Received: by 2002:a25:7ec1:0:0:0:0:0 with SMTP id z184csp2597905ybc; Mon, 18 Nov 2019 01:29:52 -0800 (PST) X-Google-Smtp-Source: APXvYqzcNxxBiSYva7+gf/THR8haBJfk7lJBNTNbm2hv11oysZrhy47FC7RUFqGdT4IuhaI1ZM7J X-Received: by 2002:a17:906:5c06:: with SMTP id e6mr22292438ejq.195.1574069392746; Mon, 18 Nov 2019 01:29:52 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1574069392; cv=none; d=google.com; s=arc-20160816; b=Bwitq3c5/4aOIFxlli+zlRJpDdcGwu85uHtF/5wgQF6iL//LSMBOkVzZLNtq5fTS14 3eKOai5ZVlXPNMm0Hp4H7JAXOjmjyO/9199wmUk/jUrNho7FZPs7SKk5ZaPBk8jrv87S BYCegOPhE1D0I+vJo8pwJTgVivKjWMKaau+//vLU5uQMSgDAg0vhNXlDxo2SRsBAWmYv JGyTjQa1iKIACruJFQbv3vOSyf7D5NlYWlEN4MtPV/cOhz4yCPVdAsLt0ju0NMA87gqX g9xMeJhB29W+Dx8OEwxa1yWJFLY8SdtwlNbYxSW2OwlSPhWYEDvCE9ecKIJXLrQni5Hk nN0A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:user-agent:message-id:references :in-reply-to:cc:from:date:content-transfer-encoding:mime-version :subject:to; bh=R1WwD73RZUTckVmgcH39fpm3dxAeLJr9TszaPLG7PbI=; b=RiDFalkzL95ujcfrSYODrvuTsD8owEVvgxFRdRO1pN2nwpvDawLmAfxDBd4f14NXs9 tNeO9ZM/KdiUERw+uqPldVgVjCINt8MToDnHLuZm/ge6W3Cuc+bV7P19b53RYjjyqAFT 9ddS1qvfke1kqRBJmrrUvjkAkA6WnxvB+KP7Ywv3MgnonAZ3ELlFkFSeIOFCWNMjsMv2 nZRyhjVQVHGPSTcN2fMRnhAH9dKG4RR1PFeZbvYiS1uFeAalw4QO3u1ch6c6npwZEpSx byUpwutb/7sLlFZAN5jZtTAUmWy6q36wJtRLIy3l4UzdLsmqwznJgh4aJVGFJu8fzYRB MyqQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id c49si12641547edc.361.2019.11.18.01.29.27; Mon, 18 Nov 2019 01:29:52 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726552AbfKRJ1F (ORCPT + 99 others); Mon, 18 Nov 2019 04:27:05 -0500 Received: from inca-roads.misterjones.org ([213.251.177.50]:54829 "EHLO inca-roads.misterjones.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726460AbfKRJ1E (ORCPT ); Mon, 18 Nov 2019 04:27:04 -0500 Received: from www-data by cheepnis.misterjones.org with local (Exim 4.80) (envelope-from ) id 1iWdJF-0005vm-TH; Mon, 18 Nov 2019 10:27:01 +0100 To: =?UTF-8?Q?Andreas_F=C3=A4rber?= Subject: Re: [PATCH v3 8/8] ARM: realtek: Enable RTD1195 arch timer X-PHP-Originating-Script: 0:main.inc MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8; format=flowed Content-Transfer-Encoding: 8bit Date: Mon, 18 Nov 2019 09:27:01 +0000 From: Marc Zyngier Cc: , Russell King , , , James Tai In-Reply-To: <7015e4c4-f999-d2e8-fd1f-e15e74a0d092@suse.de> References: <20191117072109.20402-1-afaerber@suse.de> <20191117072109.20402-9-afaerber@suse.de> <20191117110214.6b160b2e@why> <7015e4c4-f999-d2e8-fd1f-e15e74a0d092@suse.de> Message-ID: X-Sender: maz@kernel.org User-Agent: Roundcube Webmail/0.7.2 X-SA-Exim-Connect-IP: X-SA-Exim-Rcpt-To: afaerber@suse.de, linux-realtek-soc@lists.infradead.org, linux@armlinux.org.uk, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, james.tai@realtek.com X-SA-Exim-Mail-From: maz@kernel.org X-SA-Exim-Scanned: No (on cheepnis.misterjones.org); SAEximRunCond expanded to false Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 2019-11-17 17:08, Andreas Färber wrote: > Am 17.11.19 um 12:02 schrieb Marc Zyngier: >> On Sun, 17 Nov 2019 08:21:09 +0100 >> Andreas Färber wrote: >> >>> Without this magic write the timer doesn't work and boot gets >>> stuck. >>> >>> Signed-off-by: Andreas Färber >>> --- >>> What is the name of the register 0xff018000? >>> Is 0x1 a BIT(0) write, or how are the register bits defined? >>> Is this a reset or a clock gate? How should we model it in DT? > > ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^ Sorry? Do you expect me to come up with answer to these questions? >>> >>> v2 -> v3: Unchanged >>> >>> v2: New >>> >>> arch/arm/mach-realtek/rtd1195.c | 16 ++++++++++++++++ >>> 1 file changed, 16 insertions(+) >>> >>> diff --git a/arch/arm/mach-realtek/rtd1195.c >>> b/arch/arm/mach-realtek/rtd1195.c >>> index b31a4066be87..0532379c74f5 100644 >>> --- a/arch/arm/mach-realtek/rtd1195.c >>> +++ b/arch/arm/mach-realtek/rtd1195.c >>> @@ -5,6 +5,9 @@ >>> * Copyright (c) 2017-2019 Andreas Färber >>> */ >>> >>> +#include >>> +#include >>> +#include >>> #include >>> #include >>> >>> @@ -24,6 +27,18 @@ static void __init rtd1195_reserve(void) >>> rtd1195_memblock_remove(0x18100000, 0x01000000); >>> } >>> >>> +static void __init rtd1195_init_time(void) >>> +{ >>> + void __iomem *base; >>> + >>> + base = ioremap(0xff018000, 4); >>> + writel(0x1, base); >>> + iounmap(base); >>> + >>> + of_clk_init(NULL); >>> + timer_probe(); >>> +} >> >> Gawd... Why isn't this set from the bootloader? By the time the >> kernel >> starts, everything should be up and running. What is it going to do >> when you kexec? Shouldn't this be a read/modify/write sequence? > > Again, I can't comment on why their BSP bootloaders don't do things > the > expected way. The list of issues is long, and the newest U-Boot I've > seen for RTD1395 was v2015.07 based, still downstream and pre-EBBR. > And before we get a .dts merged into the kernel with all needed nodes > (network, eMMC, etc.), there is zero chance of a mainline U-Boot > anyway. [...] I certainly dispute that. If you're able to support all of this in the kernel, you're most probably able to do it in u-boot, and that's the right place to do it (and that can be a pretty simple u-boot if you use the original one as a first-stage loader). I'm not trying to undermine your effort in supporting these platforms in mainline. This is certainly commendable. But you're unfortunately pushing in a direction that we've tried hard to move away from for a good 8 years. Look at what we did on the Allwinner front: we got a terrible piece of crap, and turned it into one of the best supported platform, because we've put the effort where it mattered. I personally wrote PSCI support and HYP enablement in u-boot, addressing in one go most of the issues you mention here. It didn't take that much time, and it is now there for you to make use of. Thanks, M. -- Jazz is not dead. It just smells funny...