Received: by 2002:a25:7ec1:0:0:0:0:0 with SMTP id z184csp260962ybc; Tue, 19 Nov 2019 00:36:53 -0800 (PST) X-Google-Smtp-Source: APXvYqx8ewf5RzALAG6hgAPVB6d6WZiShlnvDumyRCyB4CF8YkvzPdKNfk+tD+h5RhBo9P86C1Fw X-Received: by 2002:a05:600c:2257:: with SMTP id a23mr4264651wmm.143.1574152613188; Tue, 19 Nov 2019 00:36:53 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1574152613; cv=none; d=google.com; s=arc-20160816; b=LMgoNTVeyFUdHLLhxkR8rLya+yS1ne1pFlMt6AOQgjy9cRyj8+Z5P7FDapQVTxRe7/ 1nc0CON83bJyeVoAjm41jwjgZrO7u6oE96QFWoaaMCExM3G/lXfYMGaUyIqH+mMWkfw0 8fupZAhr5zkvlAkCAEaFMhWMcy0LiByJVhc48AI2xBMuxZJtHcXIToJRGBP3rbaVBt66 QMgEml8f+UJcff+K9dxpJjW5a8NSr7xCDmbuPUzP0+ITZutU7imp9zZJKfphpKYAbb8X 7H2XwiZG0zluPEFkpFXQn4v5yAUTM9f08IQ0/Q+54TUM5iM2MC41boWYKYPHIVBI8ykH nVqw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding :content-language:in-reply-to:mime-version:user-agent:date :message-id:organization:from:references:cc:to:subject; bh=QjM9pA3T/lJyLbGMmPyA6QvIaQYXUu4B3JXICQZASSM=; b=a/nDn6Cn95oASS4zOxwsvdobISK2TU8Huj0p7WT98A/8Yb9WPKHK2lLifmq58A/FOo RTiPjOFye76/Ju+6sID/reAa19fkombxC3YqTZu/28F1OFBwWzV/6VXHs6QH2xzhm/m4 p0Qp2obpmn7kTlw7+Nmuloo2s7d3fE+qKL0yg7e/rUdugbtzXKVUqHG0yyoHt2gT9ub/ PYvn5g6urF5MCNfjg+LXdIzojqE+QHmRxD22Cd9Pp1NlbqC3Q8l65uncGPzZuVVdEGtn HvvDbh8dEiM2d2kKxhCPk/c5or2c/ldJHfklqcSZFiIyLAhOpKJmrnqFY2FYmVZD3mbN xkow== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id f7si14535923edy.92.2019.11.19.00.36.28; Tue, 19 Nov 2019 00:36:53 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727137AbfKSIet (ORCPT + 99 others); Tue, 19 Nov 2019 03:34:49 -0500 Received: from mx2.suse.de ([195.135.220.15]:51374 "EHLO mx1.suse.de" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S1726647AbfKSIet (ORCPT ); Tue, 19 Nov 2019 03:34:49 -0500 X-Virus-Scanned: by amavisd-new at test-mx.suse.de Received: from relay2.suse.de (unknown [195.135.220.254]) by mx1.suse.de (Postfix) with ESMTP id 71713AD2B; Tue, 19 Nov 2019 08:34:47 +0000 (UTC) Subject: Re: [PATCH v3 6/8] ARM: dts: rtd1195: Add reset nodes To: James Tai Cc: "linux-realtek-soc@lists.infradead.org" , Mark Rutland , "devicetree@vger.kernel.org" , "linux-kernel@vger.kernel.org" , Rob Herring , "linux-arm-kernel@lists.infradead.org" , Philipp Zabel References: <20191117072109.20402-1-afaerber@suse.de> <20191117072109.20402-7-afaerber@suse.de> <20b3d0956bed4338a540216df07f16e5@realtek.com> From: =?UTF-8?Q?Andreas_F=c3=a4rber?= Organization: SUSE Software Solutions Germany GmbH Message-ID: Date: Tue, 19 Nov 2019 09:34:46 +0100 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:68.0) Gecko/20100101 Thunderbird/68.2.1 MIME-Version: 1.0 In-Reply-To: <20b3d0956bed4338a540216df07f16e5@realtek.com> Content-Type: text/plain; charset=utf-8 Content-Language: en-US Content-Transfer-Encoding: 8bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi James, Adding Philipp. Am 18.11.19 um 10:22 schrieb James Tai: >> + reset1: reset-controller@0 { >> + compatible = "snps,dw-low-reset"; >> + reg = <0x0 0x4>; >> + #reset-cells = <1>; >> + }; >> + >> + reset2: reset-controller@4 { >> + compatible = "snps,dw-low-reset"; >> + reg = <0x4 0x4>; >> + #reset-cells = <1>; >> + }; >> + >> + reset3: reset-controller@8 { >> + compatible = "snps,dw-low-reset"; >> + reg = <0x8 0x4>; >> + #reset-cells = <1>; >> + }; >> + >> + iso_reset: reset-controller@7088 { >> + compatible = "snps,dw-low-reset"; >> + reg = <0x7088 0x4>; >> + #reset-cells = <1>; >> + }; >> + > > We don't use the DesignWare IP for the reset controller. Thanks for reviewing. We already merged the equivalent nodes for RTD129x into arm-soc.git. No Realtek review was received back when it was posted [1], sadly. How does your reset controller differ from DesignWare, and how would you prefer to handle it? a) Do you want to send patches for a new Realtek-specific dt-binding [2] and extend reset-simple driver to cover it as a copy&paste of the DesignWare of_device_id? b) Do you believe you need to submit a completely new reset driver? An issue I had raised twice [4, 1] was that reset-simple only allows for contiguous registers and thus couldn't handle the gap between reset3 and reset4 on RTD1295, forcing me to use per-register nodes for consistency. I am against modeling RTD1195 differently from RTD1295+, assuming they're the equivalent IP, so we need a solution that works for both. Philipp did indicate in [4] we could extend reset-simple for this gap "if the implementation could be kept reasonably simple". With v5.4-rc8 already tagged, please hurry if you want a different binding in v5.5. Regards, Andreas [1] https://patchwork.kernel.org/cover/11206255/ [2] https://patchwork.kernel.org/patch/9902665/ [3] https://patchwork.kernel.org/patch/9902673/ [4] https://patchwork.kernel.org/patch/9902675/ [5] https://patchwork.kernel.org/patch/9902671/ [6] https://patchwork.kernel.org/patch/9902663/ -- SUSE Software Solutions Germany GmbH Maxfeldstr. 5, 90409 Nürnberg, Germany GF: Felix Imendörffer HRB 36809 (AG Nürnberg)