Received: by 2002:a25:7ec1:0:0:0:0:0 with SMTP id z184csp2008442ybc; Wed, 20 Nov 2019 07:32:32 -0800 (PST) X-Google-Smtp-Source: APXvYqw0D6TSxQoBVaCxK1DRXL9Z1tFSXqodviSG1q8K9NVrwP5ueFFrZJNAY0yzzrvt9BTWCwrr X-Received: by 2002:a19:f606:: with SMTP id x6mr3312865lfe.160.1574263952425; Wed, 20 Nov 2019 07:32:32 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1574263952; cv=none; d=google.com; s=arc-20160816; b=mfshjkfYpwQG/nCBeSQNOVmi0oNFU38IdFEQAhbA+nr2odw85IZLYg9GGZGXc3tWjP wc7MxDazi5DaXEhgWz0W/6xR44cSke6gQIfvCm2zAPJD19q5i3kAwIHc5d9+PSs6S5X5 IzRcY8L8rD5ZXPXJr/Fo/1k9y23bTp8bcxxmS/QWOUMZzIEk3l6VlKeKRvJyQitDidYu 8ABHPwmoRl7d7JkhLq39wViMoV4OUsmpROYXcQIZfr/P+pRnlB9ElR5JZDbe6fnI14E8 F+wLBgdJhH9nn7KGG9S4chfWCkWYr3UsF9ETg6gWSlc8jfYzIMvkU9Cv/1FsHx4+WwDn 8w+A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:cc:to:subject:message-id:date:from :in-reply-to:references:mime-version:dkim-signature; bh=6UQf89xygZl5APXVlJ8BVg5S3Zma4VRojTMP4pFeE48=; b=C7ZOGsWJcIIOdLrq/DPmwgTYlxLXpYlnvZRk1J5O67dqpcXlCVUgATum0A1zN5C3c+ HeMCAtuGfFiwKdXBgtizMHLA9oO0jFBNnRkTempXPcOrTy+0mZts3aMp5AsssczBNaKz l/bRHjOHNfLcD6dmrqsfxORo00R2PlvHAveetYe7ThFv/egnOWx6VNgHg6GHB7d4jm8q VUkguzvYasYp2tXLqtNoQ7FTt8TOiytD/BcTQoAJkiCizcG7DzkybpUXfT8wn5robcKQ 8x9AnxGXaPjpGALwLl758gZQteichMRMM7sTtP1Q8vuwPGxcDGNsL32bFPcCdBSqrwT9 WvKQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=jCoovsna; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id x95si13416327ede.192.2019.11.20.07.32.07; Wed, 20 Nov 2019 07:32:32 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=jCoovsna; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728487AbfKTM7u (ORCPT + 99 others); Wed, 20 Nov 2019 07:59:50 -0500 Received: from mail-ua1-f66.google.com ([209.85.222.66]:45637 "EHLO mail-ua1-f66.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1728175AbfKTM7t (ORCPT ); Wed, 20 Nov 2019 07:59:49 -0500 Received: by mail-ua1-f66.google.com with SMTP id w10so5265847uar.12 for ; Wed, 20 Nov 2019 04:59:48 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=mime-version:references:in-reply-to:from:date:message-id:subject:to :cc; bh=6UQf89xygZl5APXVlJ8BVg5S3Zma4VRojTMP4pFeE48=; b=jCoovsnalMMyh4DFH4VjJ0KELkHUZ6EsPjGPIJZwX2/Mh2nEdpGzEsfpRs0DbJqCE2 neHXNcrUGxBuxtxNh3RLIqmNJq1tkldyoQYd5CzYerEgn+y0Lod+X1d3oApyD3f/8R7B DHpf9NsP1n2lq4kSJ8qOShRgOYCyINmlxMm6+ph7TWaBpVLstmBgAhMZYY1UonsbyrYM bBInnY9KCd2xnEh520jKhAYKwVXBUfs11xGVQV6nIuTzTGk4CCvrYlL+573ftnEyesnw 82JoOJHQW4MA2LLSnKMJkB432xfIM3IRqtnXFaQny31xs5LDzelR/OBd0IE4S56DGLJ9 6UxQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:mime-version:references:in-reply-to:from:date :message-id:subject:to:cc; bh=6UQf89xygZl5APXVlJ8BVg5S3Zma4VRojTMP4pFeE48=; b=pg3tPUFxheosmim4nS+u/LgW4dfS0oz88a8kOVaF8VXqO0waxd81ap/s9s8aidf97m U8RMD6SUW9k9t3At3wem4CPMIxVerE5lWb52G6i6ikWTHxquFVlK5FsAW+twJfN/JIPG srYZShKdle0xRX8octVx7NhRy7vXgh4mpGGWRP9KhT138N0sg7gjxsYcd4xbj9uibMy6 c/sqjFc4K8thB2y2/QDN+kmyMPZoW5QfFFyRpc9uwU96+IjMKiGynZjtZ/M8mQPp5W49 ByhO1uhdp8klXDTcJ5CH8zrEF8tZ8NuApRwV4Z27E60Mxq0uocc6gWaCzjxy62oQRGZx if/w== X-Gm-Message-State: APjAAAVIDKzBZIUITfoAnWfKvGRIajwhCTXftqhczTSurpcklT+UO/0t 7v+Svh69JukMO3r3RTOWvYUqAYnvCqQTKGfMeQtkUw== X-Received: by 2002:ab0:74cd:: with SMTP id f13mr1520153uaq.104.1574254787837; Wed, 20 Nov 2019 04:59:47 -0800 (PST) MIME-Version: 1.0 References: <1574232449-13570-1-git-send-email-manish.narani@xilinx.com> In-Reply-To: <1574232449-13570-1-git-send-email-manish.narani@xilinx.com> From: Ulf Hansson Date: Wed, 20 Nov 2019 13:59:12 +0100 Message-ID: Subject: Re: [PATCH v6 0/8] Arasan SDHCI enhancements and ZynqMP Tap Delays Handling To: Manish Narani Cc: Rob Herring , Mark Rutland , Adrian Hunter , Michal Simek , jolly.shah@xilinx.com, rajan.vaja@xilinx.com, nava.manne@xilinx.com, Moritz Fischer , "linux-mmc@vger.kernel.org" , DTML , Linux Kernel Mailing List , Linux ARM , git@xilinx.com Content-Type: text/plain; charset="UTF-8" Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Wed, 20 Nov 2019 at 07:47, Manish Narani wrote: > > This patch series does the following: > - Reorganize the Clock Handling in Arasan SD driver > - Adds new sampling clock in Arasan SD driver > - Adds support to set Clock Delays in SD Arasan Driver > - Add SDIO Tap Delay handling in ZynqMP firmware driver > - Add support for ZynqMP Tap Delays setting in Arasan SD driver > > Changes in v2: > - Replaced the deprecated calls to clock framework APIs > - Added support for dev_clk_get() call to work for SD card clock > - Separated the clock data struct > - Fragmented the patch series in smaller patches to make it more > readable > > Changes in v3: > - Reverted "Replaced the deprecated calls to clock framework APIs" > - Removed devm_clk_get() call which was added in v2 > > Changes in v4: > - Made the Phase Delay properties Arasan specific > > Changes in v5: > - Made Clock Phase Delay properties common > - Moved documentation of them to the common mmc documentation. > > Changes in v6: > - Clubbed all Clk Phase Delay properties' into a pattern > Property > > Manish Narani (8): > mmc: sdhci-of-arasan: Separate out clk related data to another > structure > dt-bindings: mmc: arasan: Update Documentation for the input clock > mmc: sdhci-of-arasan: Add sampling clock for a phy to use > dt-bindings: mmc: Add optional generic properties for mmc > mmc: sdhci-of-arasan: Add support to set clock phase delays for SD > firmware: xilinx: Add SDIO Tap Delay nodes > dt-bindings: mmc: arasan: Document 'xlnx,zynqmp-8.9a' controller > mmc: sdhci-of-arasan: Add support for ZynqMP Platform Tap Delays Setup > > .../devicetree/bindings/mmc/arasan,sdhci.txt | 25 +- > .../bindings/mmc/mmc-controller.yaml | 13 + > drivers/mmc/host/sdhci-of-arasan.c | 478 +++++++++++++++++- > include/linux/firmware/xlnx-zynqmp.h | 13 +- > 4 files changed, 497 insertions(+), 32 deletions(-) > > -- > 2.17.1 > Applied for next, assuming Rob is okay with patch4, otherwise you need to send a fix on top, thanks! Kind regards Uffe