Received: by 2002:a17:90a:88:0:0:0:0 with SMTP id a8csp4421809pja; Thu, 21 Nov 2019 19:04:35 -0800 (PST) X-Google-Smtp-Source: APXvYqxDnOZ1TebVnnjdvwdhQoIRutWyWi7M9HfaaHmpAd0/bd5N7Dy8ZuSGuMz2cxE/oWlSwy1V X-Received: by 2002:a17:906:1da1:: with SMTP id u1mr19072926ejh.275.1574391875016; Thu, 21 Nov 2019 19:04:35 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1574391875; cv=none; d=google.com; s=arc-20160816; b=fBZ7iXTecVvyfdrdO94WCdSyA01Nh1cOOJ6LqovrdzJQ9U/q73cGwap90lwlg9LrdP SN5615LKHqUVoBqPckT7IskTQuvY9AiOegzPdKJ+uywbCpjLyjGP6PKPviunif6xFsoI GjT+b5dRg1KFnhQb/3ICPFVE/fUBQw6xHSwjeVpE8Qy2C6JpjXa0waM7Y9dWifkvWb4e OkdjVGAd1zSBZ5BPlwWqzM9abwwsQo9NCuUGi1hZTU1OgTSPzRc5bbsctU8GMjvnq0qK p4nwNk3ES2F7cUjpK/FQquvPnf7me5OVXGyyqN1nV1nfR+1TETpS2GIb4ofZN73Dv2eY dILA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding :content-language:in-reply-to:mime-version:user-agent:date :message-id:organization:from:references:cc:to:subject; bh=8057J8pf1VItr+bO72VVmJDzNm7K+BCTjJhONw7Rxmg=; b=YJpgLEfALJSBnF8NLVB2xbzsHSfPoAKX7FgDju+BPCCFZ7M4avteJzMMd4XF7+8qf3 Rs6n3+N1xV3MaUoa6bh9KRqkApy/4zoL8zlXGJIBcHE1tUeVSWhruys/+jPcdo65XG0n x0HXrNpxrdskXAGggW5LulvXsMkcfmi04LQGF4ES2qJZsJDrq129frPiM6MSupVf8o4/ q3eSNB8mADPHgFVWrE+Nm4EUCYVh+NI1KVHftJNC9Sz3Ijn3HayelAOizRzwXuKaHC9R LGyvYTXrR75MgkE4bQjJcZImp19wRcSVZC//emXqQnj3oglLS8g3sF0KsUC3IJqcjqzP Ijgg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id a16si767095ejb.55.2019.11.21.19.04.07; Thu, 21 Nov 2019 19:04:35 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726539AbfKVDDE (ORCPT + 99 others); Thu, 21 Nov 2019 22:03:04 -0500 Received: from mx2.suse.de ([195.135.220.15]:34986 "EHLO mx1.suse.de" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S1726335AbfKVDDD (ORCPT ); Thu, 21 Nov 2019 22:03:03 -0500 X-Virus-Scanned: by amavisd-new at test-mx.suse.de Received: from relay2.suse.de (unknown [195.135.220.254]) by mx1.suse.de (Postfix) with ESMTP id 48413AE2C; Fri, 22 Nov 2019 03:03:02 +0000 (UTC) Subject: Re: [PATCH] arm64: dts: realtek: Add Realtek rtd1619 and mjolnir To: James Tai Cc: Mark Rutland , Rob Herring , "'linux-kernel@vger.kernel.org'" , "linux-arm-kernel@lists.infradead.org" , "linux-realtek-soc@lists.infradead.org" References: <43B123F21A8CFE44A9641C099E4196FFCF91BEFA@RTITMBSVM04.realtek.com.tw> <25fdd8eb-f1a0-82ae-9c4b-22325b163b0e@suse.de> <43B123F21A8CFE44A9641C099E4196FFCF920024@RTITMBSVM04.realtek.com.tw> <6182b89f-cd7e-ce7c-56f7-e2f500321cde@suse.de> <993d5da60a87443995347ee2a4c74959@realtek.com> From: =?UTF-8?Q?Andreas_F=c3=a4rber?= Organization: SUSE Software Solutions Germany GmbH Message-ID: <6d44e7f8-1ae5-ed3d-ac3c-0ee7903d660b@suse.de> Date: Fri, 22 Nov 2019 04:03:01 +0100 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:68.0) Gecko/20100101 Thunderbird/68.2.1 MIME-Version: 1.0 In-Reply-To: <993d5da60a87443995347ee2a4c74959@realtek.com> Content-Type: text/plain; charset=utf-8 Content-Language: en-US Content-Transfer-Encoding: 8bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi James, Am 20.11.19 um 08:58 schrieb James Tai: >> This conflicts with what I see in BSP irq mux code here: >> https://github.com/BPI-SINOVOIP/BPI-M4-bsp/blob/master/linux-rtk/drivers/ir >> qchip/irq-rtd16xx.h >> >> That does show UR0 as bit 2 for the iso irq mux, as for previous SoCs. >> Is that code wrong, or does the same UART0 IP block have two alternative >> interrupts for backwards compatibility? I therefore held back RTD1619 irq mux >> patches from my irqchip v4 series [1]. >> > It is code wrong. The UR0 should remove from "irq-rtd16xx.h". Actually, I just tested that UR0 works! (rev A01) So we shouldn't remove it from the irqchip driver, given the mapping changes requested for v5. RTD1619 driver support and DT nodes pushed to my rtd1295-next branch. >> The BSP DT does assign non-mux interrupts to the UART node like you did: >> https://github.com/BPI-SINOVOIP/BPI-M4-bsp/blob/master/linux-rtk/arch/arm >> 64/boot/dts/realtek/rtd16xx/rtd-16xx.dtsi >> And I obviously trust that you tested your DT to produce serial output. We should obviously leave the new GIC interrupts in the DT. Regards, Andreas -- SUSE Software Solutions Germany GmbH Maxfeldstr. 5, 90409 Nürnberg, Germany GF: Felix Imendörffer HRB 36809 (AG Nürnberg)