Received: by 2002:a17:90a:88:0:0:0:0 with SMTP id a8csp55994pja; Fri, 22 Nov 2019 03:23:28 -0800 (PST) X-Google-Smtp-Source: APXvYqxTYVD/pe69MQljltmTaujWqHIHBA0tTKQWYC7E6c7aDgv1Tda/fmMUBAHarwRTrpYZgWQX X-Received: by 2002:aa7:c810:: with SMTP id a16mr398868edt.207.1574421808143; Fri, 22 Nov 2019 03:23:28 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1574421808; cv=none; d=google.com; s=arc-20160816; b=Wv9hCblhUZFsAumYi4bb+uOA71c4u3fiCg3yYuYSAri8WaJ5YmHNZhrsYAhhN5RDar yMAENqCguTSn5Zf8s6oJ5OaUwiAnZ1sQrBfBCD2myF4Ezu4AuTLtA0oDM8JQehit9m88 NM0wikPritBFgbeOTvCx09sb0y2l0SHsnDbX2lSjyi1OR8jHv3lNHvF6+MOXiryvn5Ck 8GI4lGBf2ged5t0Pj6X7MuSF+WCy1lcENXRRG+GehlSCSQJFQorQ2Crf5N6FY7TTpGQq 4SXaZRMvpn7VvpJnGurmeCHXAS86Gii52AhwFkCM3meRdHoDJIjdC19g4poKBDM2RySN lVlg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:dkim-signature:mime-version:references :in-reply-to:message-id:date:subject:cc:to:from; bh=5VF/mylt9BCtTjOJA7naf2OoyO1y34WYMwM19taHYwk=; b=f2qnAnVpGWa/kHME+X8yZ5Y14kpM8GHtIVZhaX3vYmeMk0guNgAFDxfizrMmaSfV91 Pj4xtaBjXyVv7zqHVFN+RZg5U9xs8sgGGJEOtxUvzIla5WKonM/xKhAlRWknjKn94uI6 PvqbTKTe3gY9P3Ai98bLOSn2LerJMpZ8gjm/FCSkOW0/2FjOLe2ztAWcCMv33HDAgu48 CuVkQQ25YRMxFXBUttf0qGXGszQgZOWoSFGOqNrf4CZDruBy8Dcow/vXm6XtK7s5WZkR /N4mbstNxB6BSCPAKwSyiJDVGvlo0MhnG8RbuMmTruP2bgCU9MqK937TvhHiEGvYPbF1 M6YA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b=S6KxUIm5; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id r12si472887ejx.217.2019.11.22.03.23.03; Fri, 22 Nov 2019 03:23:28 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b=S6KxUIm5; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1729546AbfKVKps (ORCPT + 99 others); Fri, 22 Nov 2019 05:45:48 -0500 Received: from hqemgate15.nvidia.com ([216.228.121.64]:12079 "EHLO hqemgate15.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1729529AbfKVKpq (ORCPT ); Fri, 22 Nov 2019 05:45:46 -0500 Received: from hqpgpgate102.nvidia.com (Not Verified[216.228.121.13]) by hqemgate15.nvidia.com (using TLS: TLSv1.2, DES-CBC3-SHA) id ; Fri, 22 Nov 2019 02:45:41 -0800 Received: from hqmail.nvidia.com ([172.20.161.6]) by hqpgpgate102.nvidia.com (PGP Universal service); Fri, 22 Nov 2019 02:45:45 -0800 X-PGP-Universal: processed; by hqpgpgate102.nvidia.com on Fri, 22 Nov 2019 02:45:45 -0800 Received: from HQMAIL109.nvidia.com (172.20.187.15) by HQMAIL107.nvidia.com (172.20.187.13) with Microsoft SMTP Server (TLS) id 15.0.1473.3; Fri, 22 Nov 2019 10:45:45 +0000 Received: from rnnvemgw01.nvidia.com (10.128.109.123) by HQMAIL109.nvidia.com (172.20.187.15) with Microsoft SMTP Server (TLS) id 15.0.1473.3 via Frontend Transport; Fri, 22 Nov 2019 10:45:45 +0000 Received: from vidyas-desktop.nvidia.com (Not Verified[10.24.37.48]) by rnnvemgw01.nvidia.com with Trustwave SEG (v7,5,8,10121) id ; Fri, 22 Nov 2019 02:45:44 -0800 From: Vidya Sagar To: , , , , , CC: , , , , , , , , , , Subject: [PATCH 4/6] arm64: tegra: Add PCIe endpoint controllers nodes for Tegra194 Date: Fri, 22 Nov 2019 16:15:03 +0530 Message-ID: <20191122104505.8986-5-vidyas@nvidia.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20191122104505.8986-1-vidyas@nvidia.com> References: <20191122104505.8986-1-vidyas@nvidia.com> X-NVConfidentiality: public MIME-Version: 1.0 Content-Type: text/plain DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nvidia.com; s=n1; t=1574419541; bh=5VF/mylt9BCtTjOJA7naf2OoyO1y34WYMwM19taHYwk=; h=X-PGP-Universal:From:To:CC:Subject:Date:Message-ID:X-Mailer: In-Reply-To:References:X-NVConfidentiality:MIME-Version: Content-Type; b=S6KxUIm5LRZBcQR8NiHOAbXTX9wmrisbKIiigSd07fjvzdvbjBhNGRmSKLB07raPl GFL709GgD3UtFCfXDfeux0BnEmaLc6lc6sxdWsN+ynp44p+M9dIVlhPxxSkJqioCHf v+p7RSzsw6qzl8/qlH3WGsttmaRGaFrWKxBdCaAeI95pysC4VqGxKdqkth4w/9fw0s f5FxJYTJIAH28melNO9GEGTwrirxBDGUYu04iT0t0gXoC5i4qK4UYA2vsSIfXnkdcx kqtPc7pLLKxA9NUO4EtEGT2QjykkkVD+rnY8IISK5bW8yhIDy18E1HpuhcIzQBNnMz dAgY0peO1KwCA== Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add endpoint mode controllers nodes for the dual mode PCIe controllers present in Tegra194 SoC. Signed-off-by: Vidya Sagar --- arch/arm64/boot/dts/nvidia/tegra194.dtsi | 99 ++++++++++++++++++++++++ 1 file changed, 99 insertions(+) diff --git a/arch/arm64/boot/dts/nvidia/tegra194.dtsi b/arch/arm64/boot/dts/nvidia/tegra194.dtsi index 11220d97adb8..2c8fae854a23 100644 --- a/arch/arm64/boot/dts/nvidia/tegra194.dtsi +++ b/arch/arm64/boot/dts/nvidia/tegra194.dtsi @@ -1425,6 +1425,105 @@ 0x82000000 0x0 0x40000000 0x1f 0x40000000 0x0 0xc0000000>; /* non-prefetchable memory (3GB) */ }; + pcie_ep@14160000 { + compatible = "nvidia,tegra194-pcie-ep", "snps,dw-pcie-ep"; + power-domains = <&bpmp TEGRA194_POWER_DOMAIN_PCIEX4A>; + reg = <0x00 0x14160000 0x0 0x00020000 /* appl registers (128K) */ + 0x00 0x36040000 0x0 0x00040000 /* iATU_DMA reg space (256K) */ + 0x00 0x36080000 0x0 0x00040000 /* DBI reg space (256K) */ + 0x14 0x00000000 0x4 0x00000000>; /* Address Space (16G) */ + reg-names = "appl", "atu_dma", "dbi", "addr_space"; + + status = "disabled"; + + num-lanes = <4>; + num-ib-windows = <2>; + num-ob-windows = <8>; + + clocks = <&bpmp TEGRA194_CLK_PEX0_CORE_4>; + clock-names = "core"; + + resets = <&bpmp TEGRA194_RESET_PEX0_CORE_4_APB>, + <&bpmp TEGRA194_RESET_PEX0_CORE_4>; + reset-names = "apb", "core"; + + interrupts = ; /* controller interrupt */ + interrupt-names = "intr"; + + nvidia,bpmp = <&bpmp 4>; + + nvidia,aspm-cmrt-us = <60>; + nvidia,aspm-pwr-on-t-us = <20>; + nvidia,aspm-l0s-entrance-latency-us = <3>; + }; + + pcie_ep@14180000 { + compatible = "nvidia,tegra194-pcie-ep", "snps,dw-pcie-ep"; + power-domains = <&bpmp TEGRA194_POWER_DOMAIN_PCIEX8B>; + reg = <0x00 0x14180000 0x0 0x00020000 /* appl registers (128K) */ + 0x00 0x38040000 0x0 0x00040000 /* iATU_DMA reg space (256K) */ + 0x00 0x38080000 0x0 0x00040000 /* DBI reg space (256K) */ + 0x18 0x00000000 0x4 0x00000000>; /* Address Space (16G) */ + reg-names = "appl", "atu_dma", "dbi", "addr_space"; + + status = "disabled"; + + num-lanes = <8>; + num-ib-windows = <2>; + num-ob-windows = <8>; + + clocks = <&bpmp TEGRA194_CLK_PEX0_CORE_0>; + clock-names = "core"; + + resets = <&bpmp TEGRA194_RESET_PEX0_CORE_0_APB>, + <&bpmp TEGRA194_RESET_PEX0_CORE_0>; + reset-names = "apb", "core"; + + interrupts = ; /* controller interrupt */ + interrupt-names = "intr"; + + nvidia,bpmp = <&bpmp 0>; + + nvidia,aspm-cmrt-us = <60>; + nvidia,aspm-pwr-on-t-us = <20>; + nvidia,aspm-l0s-entrance-latency-us = <3>; + }; + + pcie_ep@141a0000 { + compatible = "nvidia,tegra194-pcie-ep", "snps,dw-pcie-ep"; + power-domains = <&bpmp TEGRA194_POWER_DOMAIN_PCIEX8A>; + reg = <0x00 0x141a0000 0x0 0x00020000 /* appl registers (128K) */ + 0x00 0x3a040000 0x0 0x00040000 /* iATU_DMA reg space (256K) */ + 0x00 0x3a080000 0x0 0x00040000 /* DBI reg space (256K) */ + 0x1c 0x00000000 0x4 0x00000000>; /* Address Space (16G) */ + reg-names = "appl", "atu_dma", "dbi", "addr_space"; + + status = "disabled"; + + num-lanes = <8>; + num-ib-windows = <2>; + num-ob-windows = <8>; + + pinctrl-names = "default"; + pinctrl-0 = <&clkreq_c5_bi_dir_state>; + + clocks = <&bpmp TEGRA194_CLK_PEX1_CORE_5>; + clock-names = "core"; + + resets = <&bpmp TEGRA194_RESET_PEX1_CORE_5_APB>, + <&bpmp TEGRA194_RESET_PEX1_CORE_5>; + reset-names = "apb", "core"; + + interrupts = ; /* controller interrupt */ + interrupt-names = "intr"; + + nvidia,bpmp = <&bpmp 5>; + + nvidia,aspm-cmrt-us = <60>; + nvidia,aspm-pwr-on-t-us = <20>; + nvidia,aspm-l0s-entrance-latency-us = <3>; + }; + sysram@40000000 { compatible = "nvidia,tegra194-sysram", "mmio-sram"; reg = <0x0 0x40000000 0x0 0x50000>; -- 2.17.1