Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Subject: Re: [PATCH v9 0/3] PCI: Add Intel PCIe Driver and respective
 dt-binding yaml file
To:     Lorenzo Pieralisi <lorenzo.pieralisi@arm.com>
Cc:     gustavo.pimentel@synopsys.com, andrew.murray@arm.com,
        helgaas@kernel.org, jingoohan1@gmail.com, robh@kernel.org,
        martin.blumenstingl@googlemail.com, linux-pci@vger.kernel.org,
        devicetree@vger.kernel.org, andriy.shevchenko@intel.com,
        linux-kernel@vger.kernel.org, cheol.yong.kim@intel.com,
        chuanhua.lei@linux.intel.com, qi-ming.wu@intel.com
References: <cover.1574314547.git.eswara.kota@linux.intel.com>
 <20191125170345.GB30891@e121166-lin.cambridge.arm.com>
From:   Dilip Kota <eswara.kota@linux.intel.com>
Message-ID: <a9ad8973-103d-835e-5ebc-0345a119fc46@linux.intel.com>
Date:   Tue, 26 Nov 2019 18:03:40 +0800
User-Agent: Mozilla/5.0 (Windows NT 10.0; WOW64; rv:60.0) Gecko/20100101
 Thunderbird/60.9.0
MIME-Version: 1.0
In-Reply-To: <20191125170345.GB30891@e121166-lin.cambridge.arm.com>
Content-Type: text/plain; charset=utf-8; format=flowed
Content-Transfer-Encoding: 7bit
Content-Language: en-US
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk


On 11/26/2019 1:03 AM, Lorenzo Pieralisi wrote:
> On Thu, Nov 21, 2019 at 05:31:17PM +0800, Dilip Kota wrote:
>> Intel PCIe is Synopsys based controller. Intel PCIe driver uses
>> DesignWare PCIe framework for host initialization and register
>> configurations.
>>
>> Dilip Kota (3):
>>    dt-bindings: PCI: intel: Add YAML schemas for the PCIe RC controller
>>    dwc: PCI: intel: PCIe RC controller driver
> "PCI: dwc: ..."
>
> You should follow other commit logs in history as a general
Sure Noted.
> rule to make them uniform, I reordered it.
Thank you,
>
>>    PCI: artpec6: Configure FTS with dwc helper function
>>
>>   .../devicetree/bindings/pci/intel-gw-pcie.yaml     | 138 ++++++
>>   drivers/pci/controller/dwc/Kconfig                 |  10 +
>>   drivers/pci/controller/dwc/Makefile                |   1 +
>>   drivers/pci/controller/dwc/pcie-artpec6.c          |   8 +-
>>   drivers/pci/controller/dwc/pcie-designware.c       |  57 +++
>>   drivers/pci/controller/dwc/pcie-designware.h       |  12 +
>>   drivers/pci/controller/dwc/pcie-intel-gw.c         | 545 +++++++++++++++++++++
>>   include/uapi/linux/pci_regs.h                      |   1 +
>>   8 files changed, 765 insertions(+), 7 deletions(-)
>>   create mode 100644 Documentation/devicetree/bindings/pci/intel-gw-pcie.yaml
>>   create mode 100644 drivers/pci/controller/dwc/pcie-intel-gw.c
> Applied to pci/dwc, we should be able to merge it for v5.5.

Thank you.

Regards,
Dilip

>
> Lorenzo