Received: by 2002:a25:7ec1:0:0:0:0:0 with SMTP id z184csp5251950ybc; Wed, 27 Nov 2019 00:50:54 -0800 (PST) X-Google-Smtp-Source: APXvYqxBsm1D2O3bkOVaBTwymC2nLOb1oXFS/rrk1K8W8sdFhE9nbeM7Y0K7ELgJLl6R4AIRuzue X-Received: by 2002:a17:906:1d59:: with SMTP id o25mr47364975ejh.17.1574844654186; Wed, 27 Nov 2019 00:50:54 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1574844654; cv=none; d=google.com; s=arc-20160816; b=sbHFmXOxbngo+ueirz3sBja2ioDUxzYugU5lV7Mn/4pJ22ltg9wcQP/xfMrqMGlyL2 nEqLKbbO5IWkYR2xvuSxppZ79CQTN3c0CHl2NB+cH/aiuh9OcPjqzDr5ahqf7/JaQ+Ml 3L/mHwhVmoZXP9p9pkTrxN4l++NhEwh23waHixHlKyIujiE6df3rpCCDXKj+b6h6Qido pQYVpCAaTZnrsgjeVgAn4J1Ytngpzes+RPFs2mq++4tfUDv9+GFKZ0lqypYhKfYJEjut d3sWMpR/yoAZxpj/qJSJxLv1vNb1PV28NYX7V6dvqBXv8FcBp5fZo7gG7/fscULPp3KB I48A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from; bh=UpEaTGD23eeBsNCGBJ2ndpRJ5eR2jjkGbNYVml/L/4w=; b=QPPnfeiYj8Tao/IVQqJlnFEdq8NUH+ViRSAq40SR6V+jB31T0Bl1wuL723w0DSFVke wLonHYeVOc0SAF713q98xOLe0tICsZfLu3AW0KYuSNWKrsVcXAxiRduLGzFGoG5RW3jD mII/ngEtHb7U8S2pOckLNNHODdLRc457iZRxe0UlmLf2J/7Nl+ZuSuumA21J6UqTyLfo UkHMEAa2I9Yh36iGIj4n+KiGM/gW5JNXJf/40q4kzpDhN/4bLnyNPf3X+EDSBr1Mcl6I jNNScp6M/L9EXamrYWk5vQKaxrl/nQHqDZ5lPhjl7oVz6OLxexrD0PtKBJlEmlfQSYDJ 7jiw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id u30si1853129edd.119.2019.11.27.00.50.30; Wed, 27 Nov 2019 00:50:54 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726729AbfK0It0 (ORCPT + 99 others); Wed, 27 Nov 2019 03:49:26 -0500 Received: from foss.arm.com ([217.140.110.172]:44554 "EHLO foss.arm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726510AbfK0ItY (ORCPT ); Wed, 27 Nov 2019 03:49:24 -0500 Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.121.207.14]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id 5776631B; Wed, 27 Nov 2019 00:49:23 -0800 (PST) Received: from e110176-lin.kfn.arm.com (unknown [10.50.4.153]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id EC69E3F52E; Wed, 27 Nov 2019 00:49:21 -0800 (PST) From: Gilad Ben-Yossef To: Herbert Xu , "David S. Miller" Cc: Ofir Drang , Hadar Gat , linux-crypto@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH 2/4] crypto: ccree: fix typos in comments Date: Wed, 27 Nov 2019 10:49:06 +0200 Message-Id: <20191127084909.14472-3-gilad@benyossef.com> X-Mailer: git-send-email 2.23.0 In-Reply-To: <20191127084909.14472-1-gilad@benyossef.com> References: <20191127084909.14472-1-gilad@benyossef.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Hadar Gat Fix some typos in code comments. Signed-off-by: Hadar Gat Signed-off-by: Gilad Ben-Yossef --- drivers/crypto/ccree/cc_driver.c | 2 +- drivers/crypto/ccree/cc_fips.c | 2 +- drivers/crypto/ccree/cc_pm.c | 2 +- drivers/crypto/ccree/cc_request_mgr.c | 12 ++++++------ 4 files changed, 9 insertions(+), 9 deletions(-) diff --git a/drivers/crypto/ccree/cc_driver.c b/drivers/crypto/ccree/cc_driver.c index 8b8eee513c27..929ae5b468d8 100644 --- a/drivers/crypto/ccree/cc_driver.c +++ b/drivers/crypto/ccree/cc_driver.c @@ -133,7 +133,7 @@ static irqreturn_t cc_isr(int irq, void *dev_id) u32 imr; /* STAT_OP_TYPE_GENERIC STAT_PHASE_0: Interrupt */ - /* if driver suspended return, probebly shared interrupt */ + /* if driver suspended return, probably shared interrupt */ if (cc_pm_is_dev_suspended(dev)) return IRQ_NONE; diff --git a/drivers/crypto/ccree/cc_fips.c b/drivers/crypto/ccree/cc_fips.c index 4c8bce33abcf..702aefc21447 100644 --- a/drivers/crypto/ccree/cc_fips.c +++ b/drivers/crypto/ccree/cc_fips.c @@ -120,7 +120,7 @@ static void fips_dsr(unsigned long devarg) cc_tee_handle_fips_error(drvdata); } - /* after verifing that there is nothing to do, + /* after verifying that there is nothing to do, * unmask AXI completion interrupt. */ val = (CC_REG(HOST_IMR) & ~irq); diff --git a/drivers/crypto/ccree/cc_pm.c b/drivers/crypto/ccree/cc_pm.c index dbc508fb719b..c1066f433a28 100644 --- a/drivers/crypto/ccree/cc_pm.c +++ b/drivers/crypto/ccree/cc_pm.c @@ -114,7 +114,7 @@ int cc_pm_init(struct cc_drvdata *drvdata) { struct device *dev = drvdata_to_dev(drvdata); - /* must be before the enabling to avoid resdundent suspending */ + /* must be before the enabling to avoid redundant suspending */ pm_runtime_set_autosuspend_delay(dev, CC_SUSPEND_TIMEOUT); pm_runtime_use_autosuspend(dev); /* activate the PM module */ diff --git a/drivers/crypto/ccree/cc_request_mgr.c b/drivers/crypto/ccree/cc_request_mgr.c index a947d5a2cf35..3ed3164820eb 100644 --- a/drivers/crypto/ccree/cc_request_mgr.c +++ b/drivers/crypto/ccree/cc_request_mgr.c @@ -230,7 +230,7 @@ static int cc_queues_status(struct cc_drvdata *drvdata, struct device *dev = drvdata_to_dev(drvdata); /* SW queue is checked only once as it will not - * be chaned during the poll because the spinlock_bh + * be changed during the poll because the spinlock_bh * is held by the thread */ if (((req_mgr_h->req_queue_head + 1) & (MAX_REQUEST_QUEUE_SIZE - 1)) == @@ -303,8 +303,8 @@ static int cc_do_send_request(struct cc_drvdata *drvdata, /* * We are about to push command to the HW via the command registers - * that may refernece hsot memory. We need to issue a memory barrier - * to make sure there are no outstnading memory writes + * that may reference host memory. We need to issue a memory barrier + * to make sure there are no outstanding memory writes */ wmb(); @@ -532,8 +532,8 @@ int send_request_init(struct cc_drvdata *drvdata, struct cc_hw_desc *desc, /* * We are about to push command to the HW via the command registers - * that may refernece hsot memory. We need to issue a memory barrier - * to make sure there are no outstnading memory writes + * that may reference host memory. We need to issue a memory barrier + * to make sure there are no outstanding memory writes */ wmb(); enqueue_seq(drvdata, desc, len); @@ -668,7 +668,7 @@ static void comp_handler(unsigned long devarg) request_mgr_handle->axi_completed += cc_axi_comp_count(drvdata); } - /* after verifing that there is nothing to do, + /* after verifying that there is nothing to do, * unmask AXI completion interrupt */ cc_iowrite(drvdata, CC_REG(HOST_IMR), -- 2.23.0