Received: by 2002:a25:8b91:0:0:0:0:0 with SMTP id j17csp1263369ybl; Tue, 3 Dec 2019 04:30:15 -0800 (PST) X-Google-Smtp-Source: APXvYqwRCU5gojV1kn0Bnz3dpcLnOJlscW552XZGKHNca0jdpRSsB45RlV2oprZMktK8N0gAAoRb X-Received: by 2002:a05:6830:16d0:: with SMTP id l16mr3018123otr.176.1575376215002; Tue, 03 Dec 2019 04:30:15 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1575376214; cv=none; d=google.com; s=arc-20160816; b=g7RW08M83FepNJDkRlzRRNcLFoe0Bt5BfCRy+GAyT6RDISfd7jBHPtYfkWgJ6Rcosk xy2k7P1kItJeimS/NaG0sT7aZuQsJkxdPtLM/2EOz2mUeqqrNmbkqLqYdItXhtjZLCys F/V0/MpVOO7K4YpY/kZjnzSrydoQ1FKTb4AhsG5UFWm5BhQD/dpB9O39z5KboqFc5Ihf W1W/RS3uWvqfRbYpKneFH7QkrGxsITiBhjH1crLVx4kL9TUWQ5bPm/eK81DnC9vQZQRH +m85cD9IeE9l0A1Li32YyzqGFEMIsVhwvYw04Vu8STBRymSRTQwJsaJxJ9o1cmsBSyX+ 4a/w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:message-id:date:subject:cc:to:from; bh=E1u2I+zZ0lmVZGVu10cN2OhkhKkBrjHIb72f5S7f86c=; b=zQbjV6GMvrBnaidwTCd1z7MwkmxfgSGpLXviZdQSk44Dmcc/8IU9lNQgqImndFxzi0 uzKflCfgDdNpeWipt5omq3QYnqf9YMCtl+vrUV71d41G14rZ+rFH8vjVB54paKgw966J /UC5SJ7FjBG0WWQrEAeWJJoTT1baZ7gH3BOn3piX4m+p1pxFhKsww7ukqb/FdDLTaMsX aQZKOBNN40xZfwfu7cJcJegtDEVYwFEQj2OHgWFMwzNhwE/Ui97xJ8DEOt3v0/HXWFHn c8I9Gm1iP52qFANPGxlOrjuvJHdqLczf7+Ls51CFbwQBGxxV6W34WqbiQBDpJ8aAlT53 zTwA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nxp.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id p69si1263674oic.32.2019.12.03.04.30.02; Tue, 03 Dec 2019 04:30:14 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nxp.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726114AbfLCM3I (ORCPT + 99 others); Tue, 3 Dec 2019 07:29:08 -0500 Received: from inva020.nxp.com ([92.121.34.13]:40834 "EHLO inva020.nxp.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1725907AbfLCM3I (ORCPT ); Tue, 3 Dec 2019 07:29:08 -0500 Received: from inva020.nxp.com (localhost [127.0.0.1]) by inva020.eu-rdc02.nxp.com (Postfix) with ESMTP id 882F51A1340; Tue, 3 Dec 2019 13:29:06 +0100 (CET) Received: from invc005.ap-rdc01.nxp.com (invc005.ap-rdc01.nxp.com [165.114.16.14]) by inva020.eu-rdc02.nxp.com (Postfix) with ESMTP id C7F6A1A0383; Tue, 3 Dec 2019 13:29:01 +0100 (CET) Received: from localhost.localdomain (mega.ap.freescale.net [10.192.208.232]) by invc005.ap-rdc01.nxp.com (Postfix) with ESMTP id 77C614028F; Tue, 3 Dec 2019 20:28:55 +0800 (SGT) From: Biwen Li To: leoyang.li@nxp.com, shawnguo@kernel.org, robh+dt@kernel.org, mark.rutland@arm.com, ran.wang_1@nxp.com Cc: linuxppc-dev@lists.ozlabs.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, Biwen Li Subject: [v5 1/3] soc: fsl: handle RCPM errata A-008646 on SoC LS1021A Date: Tue, 3 Dec 2019 20:28:16 +0800 Message-Id: <20191203122818.21941-1-biwen.li@nxp.com> X-Mailer: git-send-email 2.17.1 X-Virus-Scanned: ClamAV using ClamSMTP Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Description: - Reading configuration register RCPM_IPPDEXPCR1 always return zero Workaround: - Save register RCPM_IPPDEXPCR1's value to register SCFG_SPARECR8.(uboot's psci also need reading value from the register SCFG_SPARECR8 to set register RCPM_IPPDEXPCR1) Impact: - FlexTimer module will cannot wakeup system in deep sleep on SoC LS1021A Signed-off-by: Biwen Li --- Change in v5: - update the patch, because of rcpm driver has updated. Change in v4: - rename property name fsl,ippdexpcr-alt-addr -> fsl,ippdexpcr1-alt-addr Change in v3: - update commit message - rename property name fsl,rcpm-scfg -> fsl,ippdexpcr-alt-addr Change in v2: - fix stype problems drivers/soc/fsl/rcpm.c | 47 ++++++++++++++++++++++++++++++++++++++++-- 1 file changed, 45 insertions(+), 2 deletions(-) diff --git a/drivers/soc/fsl/rcpm.c b/drivers/soc/fsl/rcpm.c index a093dbe6d2cb..775c618f0456 100644 --- a/drivers/soc/fsl/rcpm.c +++ b/drivers/soc/fsl/rcpm.c @@ -6,13 +6,16 @@ // // Author: Ran Wang +#include #include +#include +#include #include -#include #include +#include +#include #include #include -#include #define RCPM_WAKEUP_CELL_MAX_SIZE 7 @@ -37,6 +40,9 @@ static int rcpm_pm_prepare(struct device *dev) struct device_node *np = dev->of_node; u32 value[RCPM_WAKEUP_CELL_MAX_SIZE + 1]; u32 setting[RCPM_WAKEUP_CELL_MAX_SIZE] = {0}; + struct regmap *scfg_addr_regmap = NULL; + u32 reg_offset[RCPM_WAKEUP_CELL_MAX_SIZE + 1]; + u32 reg_value = 0; rcpm = dev_get_drvdata(dev); if (!rcpm) @@ -90,6 +96,43 @@ static int rcpm_pm_prepare(struct device *dev) tmp |= ioread32be(address); iowrite32be(tmp, address); } + /* + * Workaround of errata A-008646 on SoC LS1021A: + * There is a bug of register ippdexpcr1. + * Reading configuration register RCPM_IPPDEXPCR1 + * always return zero. So save ippdexpcr1's value + * to register SCFG_SPARECR8.And the value of + * ippdexpcr1 will be read from SCFG_SPARECR8. + */ + if (device_property_present(dev, "fsl,ippdexpcr1-alt-addr")) { + if (dev_of_node(dev)) { + scfg_addr_regmap = syscon_regmap_lookup_by_phandle(np, + "fsl,ippdexpcr1-alt-addr"); + } else if (is_acpi_node(dev->fwnode)) { + dev_err(dev, "not support acpi for rcpm\n"); + continue; + } + + if (scfg_addr_regmap && (i == 1)) { + if (device_property_read_u32_array(dev, + "fsl,ippdexpcr1-alt-addr", + reg_offset, + 1 + sizeof(u64)/sizeof(u32))) { + scfg_addr_regmap = NULL; + continue; + } + /* Read value from register SCFG_SPARECR8 */ + regmap_read(scfg_addr_regmap, + (u32)(((u64)(reg_offset[1] << (sizeof(u32) * 8) | + reg_offset[2])) & 0xffffffff), + ®_value); + /* Write value to register SCFG_SPARECR8 */ + regmap_write(scfg_addr_regmap, + (u32)(((u64)(reg_offset[1] << (sizeof(u32) * 8) | + reg_offset[2])) & 0xffffffff), + tmp | reg_value); + } + } } return 0; -- 2.17.1