Received: by 2002:a25:8b91:0:0:0:0:0 with SMTP id j17csp2138197ybl; Tue, 3 Dec 2019 19:40:04 -0800 (PST) X-Google-Smtp-Source: APXvYqyu0U3QLLUzhxrgosKfgjGqh5nJVjgTo+IwoYxkRRTkdB4pl+ho4ZCBqGOPzuz/AEbWuHXP X-Received: by 2002:a9d:6745:: with SMTP id w5mr966465otm.221.1575430804475; Tue, 03 Dec 2019 19:40:04 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1575430804; cv=none; d=google.com; s=arc-20160816; b=MIPfP+dfFpZ5VVrPdYw/Vvl89dmz/lksmDShYkO1m0cJumja+Ts/TA7XeG3Pu8Vbis kwGMiRd3yLQblQuEO6dlNif8f5N8NTAbqYaPJUYmOAOyWFVN6uBI0zR5ZY2R2acqUcwF Nst1cm8kpWMEMmyZ4TKy/Ow5dU+vUidxgdSJEiSHZVjV4Tekay6wACOZDvnKl8nxtRfA yy79QcX2yJ4JHAR79hYNlmo/4+oV90f1Rk9K1TxUlmViRPHmUt6+5RciRArl0qyw5Rbq YSkkDy2MPui9dSF8K4GZjWsthzt6RvEjMy4ZOqKZaB/Oa54sYcXMg8HSIeLE1lw+DIcw pevg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:user-agent:in-reply-to :content-disposition:mime-version:references:message-id:subject:cc :to:from:date:dkim-signature; bh=iC2/CbIHGvw29chynNZRNR5koS2Cmz0sd841tq7PE9o=; b=ObP9jzteWP05CnWOYfXgsp3QqmG7P8IRcwAQQo7LYIAbCWmUOC8/6MIvPAXZxk599Y eUJkf6AfMk5soShUANER1WJQjzJfLEJIOiidlTGQz2P98g2GKioTHYKYc+blrtRP5PCe K4wAgDRbNqKe50OfRne479mNdy4CWL+bAbHXcOVXB3fhN7yXZHi3Kn+Ps5YDuW2ERgTK 8PICGSFZfdMSaZ4264DYibJZu3j8oQ8zH76w7U6/kKUvwWCNVGePKZuAQJRITmVuzv0e e/YyZRPDXYoPq0/lGvkXa4dDU2b2XmBGL8rGCRRaDLvaeEr8juotgFnU/Xfrng1OP0vH w7HQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@kernel.org header.s=default header.b=XoxJiwxD; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id 22si2483465otf.201.2019.12.03.19.39.51; Tue, 03 Dec 2019 19:40:04 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@kernel.org header.s=default header.b=XoxJiwxD; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726926AbfLDDjO (ORCPT + 99 others); Tue, 3 Dec 2019 22:39:14 -0500 Received: from mail.kernel.org ([198.145.29.99]:50020 "EHLO mail.kernel.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726804AbfLDDjO (ORCPT ); Tue, 3 Dec 2019 22:39:14 -0500 Received: from dragon (98.142.130.235.16clouds.com [98.142.130.235]) (using TLSv1.2 with cipher DHE-RSA-AES128-SHA (128/128 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPSA id 0BCEC2068E; Wed, 4 Dec 2019 03:39:09 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=default; t=1575430753; bh=Ky6bsT95qtRty+Gu8aLwwJEri2buBfTIALVlR4MSuHw=; h=Date:From:To:Cc:Subject:References:In-Reply-To:From; b=XoxJiwxD8uWYFJuQIdSZ3Z/qxFfj6napAEMB5UEQuuoKTNw5QzVbAHMWTyi5qHFIQ 3HEgJ/TAS/sVWDiTTdwcW7YnhlhG0WyNYn2vra2Ouql2RO3VuhcovLzqNHFrLPD6IW y/cmK3TplVD7kfhaI7p/ygSowbyXdES+F1W3z7zw= Date: Wed, 4 Dec 2019 11:39:05 +0800 From: Shawn Guo To: Anson Huang Cc: "robh+dt@kernel.org" , "mark.rutland@arm.com" , "s.hauer@pengutronix.de" , "kernel@pengutronix.de" , "festevam@gmail.com" , "devicetree@vger.kernel.org" , "linux-arm-kernel@lists.infradead.org" , "linux-kernel@vger.kernel.org" , dl-linux-imx Subject: Re: [PATCH 3/3] ARM: dts: imx6sll: Add Rev A board support Message-ID: <20191204033904.GA3365@dragon> References: <1573033650-11848-1-git-send-email-Anson.Huang@nxp.com> <1573033650-11848-3-git-send-email-Anson.Huang@nxp.com> <20191204023920.GO9767@dragon> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: User-Agent: Mutt/1.5.21 (2010-09-15) Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Wed, Dec 04, 2019 at 02:52:11AM +0000, Anson Huang wrote: > > > > Subject: Re: [PATCH 3/3] ARM: dts: imx6sll: Add Rev A board support > > > > On Wed, Nov 06, 2019 at 05:47:30PM +0800, Anson Huang wrote: > > > i.MX6SLL EVK Rev A board is same with latest i.MX6SLL EVK board except > > > eMMC can ONLY run at HS200 mode, add support for this board. > > > > > > Signed-off-by: Anson Huang > > > --- > > > arch/arm/boot/dts/Makefile | 1 + > > > arch/arm/boot/dts/imx6sll-evk-reva.dts | 12 ++++++++++++ > > > 2 files changed, 13 insertions(+) > > > create mode 100644 arch/arm/boot/dts/imx6sll-evk-reva.dts > > > > > > diff --git a/arch/arm/boot/dts/Makefile b/arch/arm/boot/dts/Makefile > > > index 71f08e7..3845bbf 100644 > > > --- a/arch/arm/boot/dts/Makefile > > > +++ b/arch/arm/boot/dts/Makefile > > > @@ -557,6 +557,7 @@ dtb-$(CONFIG_SOC_IMX6SL) += \ > > > imx6sl-warp.dtb > > > dtb-$(CONFIG_SOC_IMX6SLL) += \ > > > imx6sll-evk.dtb \ > > > + imx6sll-evk-reva.dtb \ > > > imx6sll-kobo-clarahd.dtb > > > dtb-$(CONFIG_SOC_IMX6SX) += \ > > > imx6sx-nitrogen6sx.dtb \ > > > diff --git a/arch/arm/boot/dts/imx6sll-evk-reva.dts > > > b/arch/arm/boot/dts/imx6sll-evk-reva.dts > > > new file mode 100644 > > > index 0000000..7ca2563 > > > --- /dev/null > > > +++ b/arch/arm/boot/dts/imx6sll-evk-reva.dts > > > @@ -0,0 +1,12 @@ > > > +// SPDX-License-Identifier: (GPL-2.0 OR MIT) > > > +/* > > > + * Copyright 2016 Freescale Semiconductor, Inc. > > > + * Copyright 2017-2019 NXP. > > > + * > > > + */ > > > + > > > +#include "imx6sll-evk.dts" > > > + > > > +&usdhc2 { > > > + compatible = "fsl,imx6sll-usdhc", "fsl,imx6sx-usdhc"; > > > > It looks odd to me that we need to deal with a board level difference with a > > SoC level compatible. The USDHC compatible should be solely determined by > > the IP programming model, not the board level capability. > > So how to handle such scenario? Current usdhc driver uses SoC compatible to distinguish > different functions of uSDHC IP, if some boards can NOT support dedicated function due to > board design regardless of the IP inside, the easy way is just to downgrade the SoC compatible, > or need uSDHC driver to provide some DT properties for such case? So you are saying this is a complete board design limitation, not SoC/IP related? In that case, IMO, we need a board level DT property to deal with it. Shawn