Received: by 2002:a25:8b91:0:0:0:0:0 with SMTP id j17csp822161ybl; Wed, 4 Dec 2019 11:26:47 -0800 (PST) X-Google-Smtp-Source: APXvYqxKl2R3gPLj3r9p1jamBIj4zI3dCyL0bGJHWk2zxcoOW1vE89Z0xNp5I2JG+H8naLV+BztD X-Received: by 2002:a9d:6b06:: with SMTP id g6mr3800150otp.93.1575487607719; Wed, 04 Dec 2019 11:26:47 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1575487607; cv=none; d=google.com; s=arc-20160816; b=dDuxuzroM7QdircmqLWBgKtwXAf2EUk/e8TL6m4SLnbGVomyl7ET9Q4t1aka3KrL5L Xe6JKyB3K23YTqbKpVSqHjqzxCqIKgI6dW2YTrG9yMXa+i4JS9Dm6xlwTByjc9mmHo2x FYbC670v7kRU+USB+QTRSUdjaUU5+oyqYXWFjTLI38EENPxbEm98BbCh29y4mgGEjfpS 02GeRL1su6wBV22SpfhJtvoG/LT9rybk4+0JhcgRf/q4vAL/WnnG1YTw8/fUcoZ99B34 8VCWLIHjJ/U8XQvVdR8rYQ90uKMfqQuC6nmjSlWRDobvCaWN0axCPE/KaJ96E81wiQr7 TWDg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :user-agent:references:in-reply-to:message-id:date:subject:cc:to :from:dkim-signature; bh=+layaI8RU27XxijtZo/tVwfcFAW8NwHpko8O+aLbf+0=; b=hDCDPBuMIAgYEs1L5U5fCs8PtyRlvrSQ9ZgPqZ8dJWQzmAJkx2arxH2SydkdBdRntr eM79qCPWA92RNa5laEJub16h3qFfTtUFcFDZmCyyZsCJnapKiDAuFE6eklSE0OdV6wSx 8ICye6MBdqntyB+uaVdK4NcujlbkpBfmW0WFkNt5c3rdlDMyVR+1X9PGsycdbdRuxNhM 7eiwFFGXVVSlTxHa4O+JUMLota7/eij+nr+vtd4iM51XOFHRdQQityKXCVDVHwWsDAlZ 4/6RTWXyGvs6KTI1fzpMqLacMew5s898JwFsucJg5aXwX4okWKzRtCiq10WLV0o4uwEZ ILJw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@kernel.org header.s=default header.b=B0ODANZP; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id c2si3875156otn.311.2019.12.04.11.26.32; Wed, 04 Dec 2019 11:26:47 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@kernel.org header.s=default header.b=B0ODANZP; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1730054AbfLDSXn (ORCPT + 99 others); Wed, 4 Dec 2019 13:23:43 -0500 Received: from mail.kernel.org ([198.145.29.99]:47606 "EHLO mail.kernel.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1730074AbfLDSDe (ORCPT ); Wed, 4 Dec 2019 13:03:34 -0500 Received: from localhost (unknown [217.68.49.72]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPSA id CB6072073B; Wed, 4 Dec 2019 18:03:33 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=default; t=1575482614; bh=puEy/f7+ZYZ6FdHQS/eQpBxy58+YBZzkDNytPQt3Aww=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=B0ODANZP0XUHAl9jmyj6gSDlpbTD6S1QoiyTa0N8iOvS5sZKjYmUPdjdM9cT6tNhH HuXPN7BaonNshDG6HdwEUuLRazURIPvG280gE/icKO7u/l1e6T4ngVZwlAq6ytMsq5 qThFY2vo5sud+QLGtNgSOBxFLc5LFU64JiQVQOD4= From: Greg Kroah-Hartman To: linux-kernel@vger.kernel.org Cc: Greg Kroah-Hartman , stable@vger.kernel.org, Martin Schiller , John Crispin , Linus Walleij , Sasha Levin Subject: [PATCH 4.14 066/209] pinctrl: xway: fix gpio-hog related boot issues Date: Wed, 4 Dec 2019 18:54:38 +0100 Message-Id: <20191204175325.837373347@linuxfoundation.org> X-Mailer: git-send-email 2.24.0 In-Reply-To: <20191204175321.609072813@linuxfoundation.org> References: <20191204175321.609072813@linuxfoundation.org> User-Agent: quilt/0.66 MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Martin Schiller [ Upstream commit 9b4924da4711674e62d97d4f5360446cc78337af ] This patch is based on commit a86caa9ba5d7 ("pinctrl: msm: fix gpio-hog related boot issues"). It fixes the issue that the gpio ranges needs to be defined before gpiochip_add(). Therefore, we also have to swap the order of registering the pinctrl driver and registering the gpio chip. You also have to add the "gpio-ranges" property to the pinctrl device node to get it finally working. Signed-off-by: Martin Schiller Acked-by: John Crispin Signed-off-by: Linus Walleij Signed-off-by: Sasha Levin --- drivers/pinctrl/pinctrl-xway.c | 39 +++++++++++++++++++++++----------- 1 file changed, 27 insertions(+), 12 deletions(-) diff --git a/drivers/pinctrl/pinctrl-xway.c b/drivers/pinctrl/pinctrl-xway.c index f9e98a7d4f0ce..1b0c5958c56a7 100644 --- a/drivers/pinctrl/pinctrl-xway.c +++ b/drivers/pinctrl/pinctrl-xway.c @@ -1748,14 +1748,6 @@ static int pinmux_xway_probe(struct platform_device *pdev) } xway_pctrl_desc.pins = xway_info.pads; - /* register the gpio chip */ - xway_chip.parent = &pdev->dev; - ret = devm_gpiochip_add_data(&pdev->dev, &xway_chip, NULL); - if (ret) { - dev_err(&pdev->dev, "Failed to register gpio chip\n"); - return ret; - } - /* setup the data needed by pinctrl */ xway_pctrl_desc.name = dev_name(&pdev->dev); xway_pctrl_desc.npins = xway_chip.ngpio; @@ -1777,10 +1769,33 @@ static int pinmux_xway_probe(struct platform_device *pdev) return ret; } - /* finish with registering the gpio range in pinctrl */ - xway_gpio_range.npins = xway_chip.ngpio; - xway_gpio_range.base = xway_chip.base; - pinctrl_add_gpio_range(xway_info.pctrl, &xway_gpio_range); + /* register the gpio chip */ + xway_chip.parent = &pdev->dev; + xway_chip.owner = THIS_MODULE; + xway_chip.of_node = pdev->dev.of_node; + ret = devm_gpiochip_add_data(&pdev->dev, &xway_chip, NULL); + if (ret) { + dev_err(&pdev->dev, "Failed to register gpio chip\n"); + return ret; + } + + /* + * For DeviceTree-supported systems, the gpio core checks the + * pinctrl's device node for the "gpio-ranges" property. + * If it is present, it takes care of adding the pin ranges + * for the driver. In this case the driver can skip ahead. + * + * In order to remain compatible with older, existing DeviceTree + * files which don't set the "gpio-ranges" property or systems that + * utilize ACPI the driver has to call gpiochip_add_pin_range(). + */ + if (!of_property_read_bool(pdev->dev.of_node, "gpio-ranges")) { + /* finish with registering the gpio range in pinctrl */ + xway_gpio_range.npins = xway_chip.ngpio; + xway_gpio_range.base = xway_chip.base; + pinctrl_add_gpio_range(xway_info.pctrl, &xway_gpio_range); + } + dev_info(&pdev->dev, "Init done\n"); return 0; } -- 2.20.1