Received: by 2002:a25:8b91:0:0:0:0:0 with SMTP id j17csp1472877ybl; Thu, 5 Dec 2019 01:55:36 -0800 (PST) X-Google-Smtp-Source: APXvYqx6S7mr/JimImmHmMUJFD4noD/PCMoTMktUTB5zeaf0iPS2XNbRvRiW5PsXSIPNetdeuG5M X-Received: by 2002:a9d:5d1a:: with SMTP id b26mr5973254oti.139.1575539735820; Thu, 05 Dec 2019 01:55:35 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1575539735; cv=none; d=google.com; s=arc-20160816; b=HMIzvpYpDBLT2tFhQ7DE9Dtdqr3Kt0mbWgDaA77Lk1nGZxcZv06tHRw22OGcwAdGAW gzuLyyDg23duI4zlld4S13uadPpNU+hY6FytnEuztGuiXKouCvyAqpLvy/v7SyjTihkx ZjH7rmQvosla58cFYHWezIVpS8qVkAFt4P3H3F/w+dwlMoseZfrfKDuqGCwxiX2hqe39 qYqtUH7wPUBhSGE3Xvlb6IJAYKsD5I6c+tZmffJ52trr7mCX2pvnmaqbEeiu4wOeUmoR 8mNU8PIL/YJ9AelCr2fZIK04szSNuAHekBVuM8rUdElA21uFChsm+zemops35mdQ6Otq wKJw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:user-agent:message-id:references :in-reply-to:cc:from:date:content-transfer-encoding:mime-version :subject:to; bh=ZA9yVQaxDTU+rGaR5QqWxIn/cB//Cq4xcY4T9l3Y7nE=; b=SanfFwaNrDlKmz/EJ/PmD1yC8xzIZ/Bmzsayj+xi9kKVCo6pKCAcdqczWM4QV5KWi+ 0CQacl/Cf+ekRnlCw9SvCfPH1Uh1+eQhThKX+trRTpWgXBLNcy3+buxm12VQHq3yGvJS FtsfdBsz7i3wB1prxkCSAuZM3zCiv+n5phYmKkHaYPEGdXKGKCG4yqXiQFaPLqJgeGU5 yNM065nZhaZHOhNyJoXrOL/vZkLwSTef3can8wbHbWa8kcelHciIG/OqMkWdHdc8XN8N G6q7eAnQkuZO8j0Uy5NoLNn9Jka1fc0KBnQHlBM1XmPXPjoOFusd6td2zPjk2HJ/uqX7 7kTg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id y129si4540407oig.143.2019.12.05.01.55.23; Thu, 05 Dec 2019 01:55:35 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1729160AbfLEJy3 (ORCPT + 99 others); Thu, 5 Dec 2019 04:54:29 -0500 Received: from inca-roads.misterjones.org ([213.251.177.50]:37836 "EHLO inca-roads.misterjones.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1729460AbfLEJyO (ORCPT ); Thu, 5 Dec 2019 04:54:14 -0500 Received: from www-data by cheepnis.misterjones.org with local (Exim 4.80) (envelope-from ) id 1icnpr-0003j1-Co; Thu, 05 Dec 2019 10:54:11 +0100 To: Eric Auger Subject: Re: [RFC 1/3] KVM: arm64: pmu: Don't increment =?UTF-8?Q?SW=5FINCR=20if=20PMCR=2EE=20is=20unset?= X-PHP-Originating-Script: 0:main.inc MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8; format=flowed Content-Transfer-Encoding: 7bit Date: Thu, 05 Dec 2019 09:54:11 +0000 From: Marc Zyngier Cc: , , , , , , In-Reply-To: <20191204204426.9628-2-eric.auger@redhat.com> References: <20191204204426.9628-1-eric.auger@redhat.com> <20191204204426.9628-2-eric.auger@redhat.com> Message-ID: X-Sender: maz@kernel.org User-Agent: Roundcube Webmail/0.7.2 X-SA-Exim-Connect-IP: X-SA-Exim-Rcpt-To: eric.auger@redhat.com, eric.auger.pro@gmail.com, linux-kernel@vger.kernel.org, kvmarm@lists.cs.columbia.edu, james.morse@arm.com, andrew.murray@arm.com, suzuki.poulose@arm.com, drjones@redhat.com X-SA-Exim-Mail-From: maz@kernel.org X-SA-Exim-Scanned: No (on cheepnis.misterjones.org); SAEximRunCond expanded to false Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 2019-12-04 20:44, Eric Auger wrote: > The specification says PMSWINC increments PMEVCNTR_EL1 by 1 > if PMEVCNTR_EL0 is enabled and configured to count SW_INCR. > > For PMEVCNTR_EL0 to be enabled, we need both PMCNTENSET to > be set for the corresponding event counter but we also need > the PMCR.E bit to be set. > > Fixes: 7a0adc7064b8 ("arm64: KVM: Add access handler for PMSWINC > register") > Signed-off-by: Eric Auger > --- > virt/kvm/arm/pmu.c | 3 +++ > 1 file changed, 3 insertions(+) > > diff --git a/virt/kvm/arm/pmu.c b/virt/kvm/arm/pmu.c > index 8731dfeced8b..c3f8b059881e 100644 > --- a/virt/kvm/arm/pmu.c > +++ b/virt/kvm/arm/pmu.c > @@ -486,6 +486,9 @@ void kvm_pmu_software_increment(struct kvm_vcpu > *vcpu, u64 val) > if (val == 0) > return; > > + if (!(__vcpu_sys_reg(vcpu, PMCR_EL0) & ARMV8_PMU_PMCR_E)) > + return; > + > enable = __vcpu_sys_reg(vcpu, PMCNTENSET_EL0); > for (i = 0; i < ARMV8_PMU_CYCLE_IDX; i++) { > if (!(val & BIT(i))) Acked-by: Marc Zyngier M. -- Jazz is not dead. It just smells funny...