Received: by 2002:a25:8b91:0:0:0:0:0 with SMTP id j17csp4150440ybl; Mon, 9 Dec 2019 06:19:26 -0800 (PST) X-Google-Smtp-Source: APXvYqxRk91GaP13itKTdfqznVfqfbuSxnJLe0Z8fBtyJULqjd27zI6N5v6rg34kN1zrt4DoiueV X-Received: by 2002:a9d:eea:: with SMTP id 97mr19300232otj.177.1575901166698; Mon, 09 Dec 2019 06:19:26 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1575901166; cv=none; d=google.com; s=arc-20160816; b=Kg512Bf39cTLg4xnJkq+ICOVGdYJ3Dqva2nZVcR+FM1YWAspladzQNqSacmyBrkk8M lM2cCQF9qxaSEH4YefyN600wl0ukP/BXtZGu3DEETOffdlXanIMFdabFCtJlZgZiKfEO gQiGuL219FG5eKHf7BPprCBatDlmKrCdgD86Ak+dG+L3Idlwhlu7DVP/Dt974Qd7waKG 6X7Mf1kN/KC0QTgWDCV5mGxj4skQZ2Sbd8fWppatsYkZIo+DInWFt5nm13TmM4zeRZb7 0FJdbna1bXbSW/FP92UyeLZW57LmdtJHgVgMcpGzgdUepw6Igei6/qhb8shQ/FxTcyvr IRPw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:user-agent:in-reply-to :content-disposition:mime-version:references:message-id:subject:cc :to:from:date; bh=w41irroCGkqMXEmPAABnfBv07pwfKWm3tQ26WLjbXg8=; b=baZukXGhZx6y5C+wNEPbXSbD1s5s7oKiTuVJXXdn6XChy2ozVDKgZDXKfY45aMRTFM VdzUmByFH+g6STxCwIhWc7lN6J+afvH6AMrxbmWRq1kYoN3DbcQnaGjr4W/t3lXNR+7O 9JtyKcX2ZPKm7B6ZoJ5QLW2rs/4Q0VHBY8mQzQtnFvlO9kl0fveLdcJlBeD0de7lpUUh gYK7bNdYI/YsHyvVtSWY8r34woaxp933YvF9ZVT7i6mzf/Q4o5S1LzNMTMdUphP33hv8 kOFkYg/97fQ8ixM5h7soCPGqcV05+iXoYDtMSqYWujegqA9Z2Lxo9oGrf6iV5NRSJqqZ uj1w== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id g9si9611964otq.68.2019.12.09.06.19.12; Mon, 09 Dec 2019 06:19:26 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727739AbfLIOSH (ORCPT + 99 others); Mon, 9 Dec 2019 09:18:07 -0500 Received: from foss.arm.com ([217.140.110.172]:33784 "EHLO foss.arm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727268AbfLIOSH (ORCPT ); Mon, 9 Dec 2019 09:18:07 -0500 Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.121.207.14]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id C4701328; Mon, 9 Dec 2019 06:18:06 -0800 (PST) Received: from e121166-lin.cambridge.arm.com (e121166-lin.cambridge.arm.com [10.1.196.255]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id 404123F718; Mon, 9 Dec 2019 06:18:05 -0800 (PST) Date: Mon, 9 Dec 2019 14:17:59 +0000 From: Lorenzo Pieralisi To: Dilip Kota Cc: linux-pci@vger.kernel.org, devicetree@vger.kernel.org, jingoohan1@gmail.com, gustavo.pimentel@synopsys.com, andrew.murray@arm.com, robh@kernel.org, linux-kernel@vger.kernel.org, andriy.shevchenko@intel.com, cheol.yong.kim@intel.com, chuanhua.lei@linux.intel.com, qi-ming.wu@intel.com Subject: Re: [PATCH v11 0/3] PCI: Add Intel PCIe Driver and respective dt-binding yaml file Message-ID: <20191209141759.GA3802@e121166-lin.cambridge.arm.com> References: MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: User-Agent: Mutt/1.9.4 (2018-02-28) Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Mon, Dec 09, 2019 at 11:20:03AM +0800, Dilip Kota wrote: > Intel PCIe is Synopsys based controller. Intel PCIe driver uses > DesignWare PCIe framework for host initialization and register > configurations. > > Changes on v11: > Patches rebase on kernel v5.5-rc1 > > Dilip Kota (3): > dt-bindings: PCI: intel: Add YAML schemas for the PCIe RC controller > PCI: dwc: intel: PCIe RC controller driver > PCI: artpec6: Configure FTS with dwc helper function > > .../devicetree/bindings/pci/intel-gw-pcie.yaml | 138 ++++++ > drivers/pci/controller/dwc/Kconfig | 11 + > drivers/pci/controller/dwc/Makefile | 1 + > drivers/pci/controller/dwc/pcie-artpec6.c | 8 +- > drivers/pci/controller/dwc/pcie-designware.c | 57 +++ > drivers/pci/controller/dwc/pcie-designware.h | 12 + > drivers/pci/controller/dwc/pcie-intel-gw.c | 545 +++++++++++++++++++++ > include/uapi/linux/pci_regs.h | 1 + > 8 files changed, 766 insertions(+), 7 deletions(-) > create mode 100644 Documentation/devicetree/bindings/pci/intel-gw-pcie.yaml > create mode 100644 drivers/pci/controller/dwc/pcie-intel-gw.c Applied to pci/dwc, thanks. Lorenzo