Received: by 2002:a25:8b91:0:0:0:0:0 with SMTP id j17csp5138977ybl; Tue, 10 Dec 2019 00:53:20 -0800 (PST) X-Google-Smtp-Source: APXvYqyqLwuqBHZXs2ChgDgJwg1KBUF9t3fvro716uNzgGgttRBbaRuw4ZhsqS7cBx8KRu3OfaAV X-Received: by 2002:a05:6808:24e:: with SMTP id m14mr3050229oie.168.1575967999938; Tue, 10 Dec 2019 00:53:19 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1575967999; cv=none; d=google.com; s=arc-20160816; b=I41SrIHy2bzQBKIfDczah3p6ItnY7H18M7SROBhKpGqyTYnRdDj4dRjBJvZ6Uwtuei Jl98/+Y9KLOJLmFxzVQ7hcsEqEs05gQoXsF7de2bToy1j4kMEjgvN8E33bXHyIZGRG6c 8qkWHQrYr9GNXqh7c8F7jpF+EDDvOvVYE6rvTC9naDk7sxZKXXSQxV0YeVHzEEMi+7d5 fjpejTnz4JKLXrj+EDM12d92WCiPZkH1ACRVFha8gtfRwI67eUx6ibFk4ZG7Uz8gEeZ5 ruTisY7f/6nSd3VFMzTcxdYIrKIjTnJOr53acRBnqljR2btSGRJ90RZoF/32JCH8H3V5 8m8Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:user-agent:in-reply-to :content-transfer-encoding:content-disposition:mime-version :references:message-id:subject:cc:to:from:date:dkim-signature; bh=2OStWiZ8mR/ZrbDoNbmkGBDlxNc16VgMrjrIx0/2wQ0=; b=LAmcaZ59x31jX2Q0A3rhKa920mVKRWp62OhN+DwS0PTxegycqRb6Vdwm9n0Ep/eD4I AaUh91+I/HyK5P5ouzZl2cMJPMDc+38lgrcL0+qB/pVxmM1wXwtOwMznKGczcQDLAUTh yFPUCCacXMIZDMHzxKM0do1lgVXpYBfxua4d7moW3P1NI1c2sOPuitj78hr4yuq6jmst UaDG5jf3ghv7jbi48M9q7vuQh1a7rzAF3aGdL8n78RHKDhw6MC5JGqyJsVxbe28m3O1D qznnrkpUfZgj71NWMSn2s8j0Db6ctAaYsggRjUh191X6Ec7FKHJbqwEA0v0H/YwANNuO YXSQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=AO6Z+SWE; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id z8si1437442oto.36.2019.12.10.00.53.07; Tue, 10 Dec 2019 00:53:19 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=AO6Z+SWE; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727076AbfLJIvT (ORCPT + 99 others); Tue, 10 Dec 2019 03:51:19 -0500 Received: from mail-wm1-f68.google.com ([209.85.128.68]:34128 "EHLO mail-wm1-f68.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726574AbfLJIvT (ORCPT ); Tue, 10 Dec 2019 03:51:19 -0500 Received: by mail-wm1-f68.google.com with SMTP id f4so1758986wmj.1 for ; Tue, 10 Dec 2019 00:51:18 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=date:from:to:cc:subject:message-id:references:mime-version :content-disposition:content-transfer-encoding:in-reply-to :user-agent; bh=2OStWiZ8mR/ZrbDoNbmkGBDlxNc16VgMrjrIx0/2wQ0=; b=AO6Z+SWE/wvktK+t5nl2eh8WclDR+xWSngx/QrzYjqLJER/L50nJAcGGJR4+Cj96yY wiO8rRU3JRYY2Ru+FHvRQscPNsk0j2BPCB0CcAjnoHu0+cSVts8aw4eKSW8Z8s8qBx6J ZTPPdgdPqkV4CEUfxMtT549C6Is7PdPrnSuHIglFlo2aZBK7KBlEmASJXczdr/NIlFvV +5KP5XWTCFrA/YyHfdaDtyddRxyFU1DBQmo/zo4JOknFQYos7bWoQFPROnfwBXv4mHeQ +912ddeZT55/L4itwCNWVpMW8pWeG++M1Kgz3pKZAcS7fNK4di4vqyAywZNVGjUAEC5T 4WMw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:date:from:to:cc:subject:message-id:references :mime-version:content-disposition:content-transfer-encoding :in-reply-to:user-agent; bh=2OStWiZ8mR/ZrbDoNbmkGBDlxNc16VgMrjrIx0/2wQ0=; b=hXQQGWlmoilu6kn05spR8MHcyP0b3Zssl6n/QaSJivejxrRaPdoH2kRS9vB4GnehBX fzdi7DCV9Tige26AeLmi4GqAjl0sSNIj/3mm37tXNweTXRRjq6WZCkE5Xd0UGEB3KXl8 OBVBsNGl8O36usvSYv3t9j56NlMiIKxJIFNChnd5Oem3AR+lIENHE1tpXV++BpfwzM5M znqTsX4uoqiWhKkthFDtQQ2qQMRP2Ui1D77SP2pAZon/V9C12IDaJ6BzjB8S33NfTJxY y8eDlKp/4hsxNg+KieQECFho7z1dKMqSI/jDvaKnztVdQiSKSLH3deCEsMTq+lEvpGwx fRSA== X-Gm-Message-State: APjAAAXGA6TaB1ge7jtUPUzgeDXVPn8pcUVD8Ayy87zCH4zW0vBcNIJN 7nkuyIpPeVUjcV8yb06MkCQV9g== X-Received: by 2002:a05:600c:2383:: with SMTP id m3mr4012089wma.32.1575967877437; Tue, 10 Dec 2019 00:51:17 -0800 (PST) Received: from dell (h185-20-99-176.host.redstation.co.uk. [185.20.99.176]) by smtp.gmail.com with ESMTPSA id h8sm2585037wrx.63.2019.12.10.00.51.16 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 10 Dec 2019 00:51:16 -0800 (PST) Date: Tue, 10 Dec 2019 08:51:11 +0000 From: Lee Jones To: Hans de Goede Cc: Maarten Lankhorst , Jani Nikula , Joonas Lahtinen , Rodrigo Vivi , Ville =?iso-8859-1?Q?Syrj=E4l=E4?= , "Rafael J . Wysocki" , Len Brown , Andy Shevchenko , linux-acpi@vger.kernel.org, intel-gfx , dri-devel@lists.freedesktop.org, linux-kernel@vger.kernel.org Subject: Re: [PATCH 2/3] mfd: intel_soc_pmic: Rename pwm_backlight pwm-lookup to pwm_pmic_backlight Message-ID: <20191210085111.GQ3468@dell> References: <20191119151818.67531-1-hdegoede@redhat.com> <20191119151818.67531-3-hdegoede@redhat.com> MIME-Version: 1.0 Content-Type: text/plain; charset=utf-8 Content-Disposition: inline Content-Transfer-Encoding: 8bit In-Reply-To: <20191119151818.67531-3-hdegoede@redhat.com> User-Agent: Mutt/1.10.1 (2018-07-13) Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Tue, 19 Nov 2019, Hans de Goede wrote: > At least Bay Trail (BYT) and Cherry Trail (CHT) devices can use 1 of 2 > different PWM controllers for controlling the LCD's backlight brightness. > > Either the one integrated into the PMIC or the one integrated into the > SoC (the 1st LPSS PWM controller). > > So far in the LPSS code on BYT we have skipped registering the LPSS PWM > controller "pwm_backlight" lookup entry when a Crystal Cove PMIC is > present, assuming that in this case the PMIC PWM controller will be used. > > On CHT we have been relying on only 1 of the 2 PWM controllers being > enabled in the DSDT at the same time; and always registered the lookup. > > So far this has been working, but the correct way to determine which PWM > controller needs to be used is by checking a bit in the VBT table and > recently I've learned about 2 different BYT devices: > Point of View MOBII TAB-P800W > Acer Switch 10 SW5-012 > > Which use a Crystal Cove PMIC, yet the LCD is connected to the SoC/LPSS > PWM controller (and the VBT correctly indicates this), so here our old > heuristics fail. > > Since only the i915 driver has access to the VBT, this commit renames > the "pwm_backlight" lookup entries for the Crystal Cove PMIC's PWM > controller to "pwm_pmic_backlight" so that the i915 driver can do a > pwm_get() for the right controller depending on the VBT bit, instead of > the i915 driver relying on a "pwm_backlight" lookup getting registered > which magically points to the right controller. > > Signed-off-by: Hans de Goede > --- > drivers/mfd/intel_soc_pmic_core.c | 2 +- > 1 file changed, 1 insertion(+), 1 deletion(-) For my own reference: Acked-for-MFD-by: Lee Jones -- Lee Jones [李琼斯] Linaro Services Technical Lead Linaro.org │ Open source software for ARM SoCs Follow Linaro: Facebook | Twitter | Blog