Received: by 2002:a25:8b91:0:0:0:0:0 with SMTP id j17csp117634ybl; Tue, 10 Dec 2019 18:56:51 -0800 (PST) X-Google-Smtp-Source: APXvYqz6OmC+KVr2j9C5j2qkdKDTk5wBzZ4I6jGeQNuSvsN5JPVNS9oJpLBhxHgEE5asZgXvqtef X-Received: by 2002:aca:4b8f:: with SMTP id y137mr1061754oia.42.1576033011761; Tue, 10 Dec 2019 18:56:51 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1576033011; cv=none; d=google.com; s=arc-20160816; b=TrOgoewl64x2nZ3WU8P9hasEKsklsYh6AImS6v3QNT/smOCC6NJzrWZC5Emg+yZLd6 TaG7g/sd1ZiJacT5lVSFQUMaH201Fa3NGMlJB+1W5S2cKJ/0Sc576ndsuyUG3HzcI1c8 e60NoOpGhBCtjSVQ1bobxNXNKQ5mFlaR3Rm1anpL9lJqZDXMcsalnkTtlTFmuXR8mJOX IS4kwUs2JI4DamZmD7qVw8SRl+Z/GUETUwl/fkPN07KYsXlqGZlNl41F0ZANGp0Ynv4E NkEAwjDU46pfpEzosBbs5OoVdf5VmNoaP4IExEyiwc2UT5lY+ZVArxpAmNWndJ7yyv8a jSrw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:message-id:date:subject:cc:to:from; bh=pMxyoU/lIVrCm52Ipd9L5a4NcCp6pi/9yRyVDyjtx8U=; b=F/6YBpRRJzJihSSdZHnZbiJkVPMFFZW/LFeGWEPxkNmvE3bhFAU6Qgx17ja4rqoLOc 0hQPOLvHk/k1pajICUzvKxTahsWif55BSqJGCOqWku1oxy5uncTztrdpwaPvbrEYKBvX VFfh5/DTBfYWkCa0KiSxxyJbdd8CxEUnKghx01OHsgmv3/iCDnqA3Bn8ggQ/+0cY2han JsKeUTYKgMx2atSDibEVvzSYTuq6gl030/FZ9qUu5BHogldCWIizjC+4aUZC0rqY7jaN gw7Va3c8n74MKPYZx757tWiNDOpjLI4efuBZrUEYr8iGYvTqLVMZqrmSgxfn4i5VA7eV EsTQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nxp.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id p6si325431oig.231.2019.12.10.18.56.40; Tue, 10 Dec 2019 18:56:51 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nxp.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728113AbfLKC4N (ORCPT + 99 others); Tue, 10 Dec 2019 21:56:13 -0500 Received: from inva020.nxp.com ([92.121.34.13]:57980 "EHLO inva020.nxp.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727865AbfLKC4J (ORCPT ); Tue, 10 Dec 2019 21:56:09 -0500 Received: from inva020.nxp.com (localhost [127.0.0.1]) by inva020.eu-rdc02.nxp.com (Postfix) with ESMTP id ECDBA1A0599; Wed, 11 Dec 2019 03:56:07 +0100 (CET) Received: from invc005.ap-rdc01.nxp.com (invc005.ap-rdc01.nxp.com [165.114.16.14]) by inva020.eu-rdc02.nxp.com (Postfix) with ESMTP id 6E0FF1A057A; Wed, 11 Dec 2019 03:56:03 +0100 (CET) Received: from localhost.localdomain (shlinux2.ap.freescale.net [10.192.224.44]) by invc005.ap-rdc01.nxp.com (Postfix) with ESMTP id 9C68F402AE; Wed, 11 Dec 2019 10:55:57 +0800 (SGT) From: Anson Huang To: linux@armlinux.org.uk, shawnguo@kernel.org, s.hauer@pengutronix.de, kernel@pengutronix.de, festevam@gmail.com, tglx@linutronix.de, gregkh@linuxfoundation.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Cc: Linux-imx@nxp.com Subject: [PATCH V2] ARM: imx: Enable ARM_ERRATA_814220 for i.MX6UL and i.MX7D Date: Wed, 11 Dec 2019 10:53:36 +0800 Message-Id: <1576032816-23373-1-git-send-email-Anson.Huang@nxp.com> X-Mailer: git-send-email 2.7.4 X-Virus-Scanned: ClamAV using ClamSMTP Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org ARM_ERRATA_814220 has below description: The v7 ARM states that all cache and branch predictor maintenance operations that do not specify an address execute, relative to each other, in program order. However, because of this erratum, an L2 set/way cache maintenance operation can overtake an L1 set/way cache maintenance operation. This ERRATA only affected the Cortex-A7 and present in r0p2, r0p3, r0p4, r0p5. i.MX6UL and i.MX7D have Cortex-A7 r0p5 inside, need to enable ARM_ERRATA_814220 for proper workaround. Signed-off-by: Anson Huang --- Changes since V1: - Add errata description and ARM core version in commit message. --- arch/arm/mach-imx/Kconfig | 2 ++ 1 file changed, 2 insertions(+) diff --git a/arch/arm/mach-imx/Kconfig b/arch/arm/mach-imx/Kconfig index 593bf15..4326c8f 100644 --- a/arch/arm/mach-imx/Kconfig +++ b/arch/arm/mach-imx/Kconfig @@ -520,6 +520,7 @@ config SOC_IMX6UL bool "i.MX6 UltraLite support" select PINCTRL_IMX6UL select SOC_IMX6 + select ARM_ERRATA_814220 help This enables support for Freescale i.MX6 UltraLite processor. @@ -556,6 +557,7 @@ config SOC_IMX7D select PINCTRL_IMX7D select SOC_IMX7D_CA7 if ARCH_MULTI_V7 select SOC_IMX7D_CM4 if ARM_SINGLE_ARMV7M + select ARM_ERRATA_814220 help This enables support for Freescale i.MX7 Dual processor. -- 2.7.4