Received: by 2002:a25:8b91:0:0:0:0:0 with SMTP id j17csp1205738ybl;
        Wed, 18 Dec 2019 14:32:13 -0800 (PST)
X-Google-Smtp-Source: APXvYqyo+FxHzQw+avivRWtsR/RDsRkx/clNeq6jOO+tB1gEtCfonpVgMYGjXXgZ3Qgmxc14REzr
X-Received: by 2002:aca:de0a:: with SMTP id v10mr1518000oig.156.1576708333391;
        Wed, 18 Dec 2019 14:32:13 -0800 (PST)
ARC-Seal: i=1; a=rsa-sha256; t=1576708333; cv=none;
        d=google.com; s=arc-20160816;
        b=XnMilQfOlrIEzGtMSSq056XVaDs9ihFBdSq3n6NYfbdNetNxKWtIMGbgSl28sZW4Ig
         fJYAGfWtJh/MaALTfpj2wDTcr1+5cMbOrtvAMt0skfQvdGjwAxigEaiYBKQe9TrRQXS2
         +IxrFwmz/H80NpXonnYKce3xHodNjonjjtg5W31PE2Klpfp818DgtjbqTflMzVFuFUde
         Y9xOTbfx0nNK4OMfQSQvEJGfHBWMXjrLMU653LqPSExfcFrBKI1cGWHds4XXjD0eoMGH
         O9oFGZZcvf4OEqR2dNnhyFnhLDQhaVxn/hFfopKHIaai1JKiKhlfqw6bSsUaVvq/zkDp
         kTmQ==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:dkim-signature:content-language
         :content-transfer-encoding:in-reply-to:mime-version:user-agent:date
         :message-id:from:references:cc:to:subject;
        bh=5POe5/SmgaqhmoGlc8xTNCGqV+EitdmsiFWrvqmMDbY=;
        b=frkUw1T4Ax5mZlvVS7WxJOE4rz+GBG5SVdAl7artADyqu3p2q3zrwfIejNMc6I3ZjO
         EyzD7ClHDx1RdW6LHdA95TGTeSp4j27uNGWl89gbv5undxOtiyGzw78TlhBQKOidHbL0
         BI6+okM4DTDmXFSNVdhWpJA1Lxr/J6BuVvNW2Z/TlWWO5Link3rGI+T/CjiNbKnrnhQW
         V3FW4R3boeGkLNzGGYieB2IvqjuvzGNntD42LmtNYXOb/u+0UqMQZUicQng9enu/p1+8
         F8l+MDLVbwMaDSrbx1FihUVd2jyyHttrpAjey7CzE67D/8qTbZ+bVODT5CPVpLm42eCh
         2e9g==
ARC-Authentication-Results: i=1; mx.google.com;
       dkim=pass header.i=@nvidia.com header.s=n1 header.b=CT3c55Qf;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com
Return-Path: <linux-kernel-owner@vger.kernel.org>
Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67])
        by mx.google.com with ESMTP id j70si2112698oib.219.2019.12.18.14.32.01;
        Wed, 18 Dec 2019 14:32:13 -0800 (PST)
Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Authentication-Results: mx.google.com;
       dkim=pass header.i=@nvidia.com header.s=n1 header.b=CT3c55Qf;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1726683AbfLRWbU (ORCPT <rfc822;arandomawesomegeek@gmail.com>
        + 99 others); Wed, 18 Dec 2019 17:31:20 -0500
Received: from hqnvemgate25.nvidia.com ([216.228.121.64]:9678 "EHLO
        hqnvemgate25.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1726641AbfLRWbT (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Wed, 18 Dec 2019 17:31:19 -0500
Received: from hqpgpgate101.nvidia.com (Not Verified[216.228.121.13]) by hqnvemgate25.nvidia.com (using TLS: TLSv1.2, DES-CBC3-SHA)
        id <B5dfaa8ab0000>; Wed, 18 Dec 2019 14:31:07 -0800
Received: from hqmail.nvidia.com ([172.20.161.6])
  by hqpgpgate101.nvidia.com (PGP Universal service);
  Wed, 18 Dec 2019 14:31:17 -0800
X-PGP-Universal: processed;
        by hqpgpgate101.nvidia.com on Wed, 18 Dec 2019 14:31:17 -0800
Received: from [10.2.164.84] (172.20.13.39) by HQMAIL107.nvidia.com
 (172.20.187.13) with Microsoft SMTP Server (TLS) id 15.0.1473.3; Wed, 18 Dec
 2019 22:31:16 +0000
Subject: Re: [PATCH v4 04/19] dt-bindings: tegra: Convert Tegra PMC bindings
 to YAML
To:     Rob Herring <robh@kernel.org>
CC:     <thierry.reding@gmail.com>, <jonathanh@nvidia.com>,
        <digetx@gmail.com>, <mperttunen@nvidia.com>,
        <gregkh@linuxfoundation.org>, <sboyd@kernel.org>,
        <mark.rutland@arm.com>, <pdeschrijver@nvidia.com>,
        <pgaikwad@nvidia.com>, <spujar@nvidia.com>, <josephl@nvidia.com>,
        <daniel.lezcano@linaro.org>, <mmaddireddy@nvidia.com>,
        <markz@nvidia.com>, <devicetree@vger.kernel.org>,
        <linux-clk@vger.kernel.org>, <linux-tegra@vger.kernel.org>,
        <linux-kernel@vger.kernel.org>
References: <1576613046-17159-1-git-send-email-skomatineni@nvidia.com>
 <1576613046-17159-5-git-send-email-skomatineni@nvidia.com>
 <20191218212946.GA5498@bogus>
From:   Sowjanya Komatineni <skomatineni@nvidia.com>
Message-ID: <ab2b9b76-6442-1d69-e356-4f8dffe153ca@nvidia.com>
Date:   Wed, 18 Dec 2019 14:31:15 -0800
User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:60.0) Gecko/20100101
 Thunderbird/60.7.2
MIME-Version: 1.0
In-Reply-To: <20191218212946.GA5498@bogus>
X-Originating-IP: [172.20.13.39]
X-ClientProxiedBy: HQMAIL107.nvidia.com (172.20.187.13) To
 HQMAIL107.nvidia.com (172.20.187.13)
Content-Type: text/plain; charset="utf-8"; format=flowed
Content-Transfer-Encoding: 7bit
Content-Language: en-US
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nvidia.com; s=n1;
        t=1576708267; bh=5POe5/SmgaqhmoGlc8xTNCGqV+EitdmsiFWrvqmMDbY=;
        h=X-PGP-Universal:Subject:To:CC:References:From:Message-ID:Date:
         User-Agent:MIME-Version:In-Reply-To:X-Originating-IP:
         X-ClientProxiedBy:Content-Type:Content-Transfer-Encoding:
         Content-Language;
        b=CT3c55QflVTsKVBRUMwGCXK5oXNclzFDrvJ2Y/n5YZmdbGrc9zgzi6T0qJonLEgXn
         UickwI20onYCz0eUefLYGm1rMdF/cEN/x7sIa5H5rSiEYhR1mEF81rpyj82gq6JG+s
         NAObooThnz6EF2U4QCNEQdt8pTMO4u9eZL3g5ANE0SgTIXo80XGVJoTruftWysQqMs
         MgZxsgMy9NxoyVSYfm6kS1OicxdaUqKx4z5BciuJatHkaC3EGi5eFph/P0f/uU/IZY
         RUf6u9GzNpDPNE9OLAXr5kvnEKfeDmI1MCj4y969Dx/to8FC7JeVoJmqvH62w5aOCp
         zKJXOMw+mhNaw==
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org


On 12/18/19 1:29 PM, Rob Herring wrote:
> On Tue, Dec 17, 2019 at 12:03:51PM -0800, Sowjanya Komatineni wrote:
>> This patch adds YAML schema for Tegra PMC bindings.
> $subject says convert. Where's removing the old file?
>
>> Signed-off-by: Sowjanya Komatineni <skomatineni@nvidia.com>
>> ---
>>   .../bindings/arm/tegra/nvidia,tegra20-pmc.yaml     | 291 +++++++++++++++++++++
>>   1 file changed, 291 insertions(+)
>>   create mode 100644 Documentation/devicetree/bindings/arm/tegra/nvidia,tegra20-pmc.yaml
>>
>> diff --git a/Documentation/devicetree/bindings/arm/tegra/nvidia,tegra20-pmc.yaml b/Documentation/devicetree/bindings/arm/tegra/nvidia,tegra20-pmc.yaml
>> new file mode 100644
>> index 000000000000..ab614f1be177
>> --- /dev/null
>> +++ b/Documentation/devicetree/bindings/arm/tegra/nvidia,tegra20-pmc.yaml
>> @@ -0,0 +1,291 @@
>> +# SPDX-License-Identifier: GPL-2.0
>> +%YAML 1.2
>> +---
>> +$id: http://devicetree.org/schemas/arm/tegra/nvidia,tegra20-pmc.yaml#
>> +$schema: http://devicetree.org/meta-schemas/core.yaml#
>> +
>> +title: Tegra Power Management Controller (PMC)
>> +
>> +maintainers:
>> +  - Thierry Reding <thierry.reding@gmail.com>
>> +  - Jonathan Hunter <jonathanh@nvidia.com>
>> +
>> +properties:
>> +  compatible:
>> +    oneOf:
>> +      - items:
>> +          - const: nvidia,tegra20-pmc
>> +          - const: nvidia,tegra20-pmc
>> +          - const: nvidia,tegra30-pmc
>> +          - const: nvidia,tegra114-pmc
>> +          - const: nvidia,tegra124-pmc
>> +          - const: nvidia,tegra210-pmc
> So compatible is supposed to be all 6 strings? You want an 'enum' here.
>
>> +
>> +  reg:
>> +    maxItems: 1
>> +
>> +  clock-names:
>> +    items:
>> +      - const: pclk, clk32k_in
>> +    description:
>> +      pclk is the Tegra clock of that name and clk32k_in is 32KHz clock
>> +      input to Tegra.
>> +
>> +  clocks:
>> +    maxItems: 2
>> +
>> +  '#clock-cells':
>> +    const: 1
>> +    description:
>> +      Tegra PMC has clk_out_1, clk_out_2, and clk_out_3.
>> +      Consumer of PMC clock should specify the desired clock by having
>> +      the clock ID in its "clocks" phandle cell with pmc clock provider.
>> +      See include/dt-bindings/soc/tegra-pmc.h for the list of Tegra PMC
>> +      clock IDs.
>> +
>> +  nvidia,invert-interrupt:
>> +    $ref: /schemas/types.yaml#/definitions/flag
>> +    description: Inverts the PMU interrupt signal.
>> +      The PMU is an external Power Management Unit, whose interrupt output
>> +      signal is fed into the PMC. This signal is optionally inverted, and
>> +      then fed into the ARM GIC. The PMC is not involved in the detection
>> +      or handling of this interrupt signal, merely its inversion.
>> +
>> +  nvidia,core-power-req-active-high:
>> +    $ref: /schemas/types.yaml#/definitions/flag
>> +    description: Core power request active-high.
>> +
>> +  nvidia,sys-clock-req-active-high:
>> +    $ref: /schemas/types.yaml#/definitions/flag
>> +    description: System clock request active-high.
>> +
>> +  nvidia,combined-power-req:
>> +    $ref: /schemas/types.yaml#/definitions/flag
>> +    description: combined power request for CPU and Core.
>> +
>> +  nvidia,cpu-pwr-good-en:
>> +    $ref: /schemas/types.yaml#/definitions/flag
>> +    description:
>> +      CPU power good signal from external PMIC to PMC is enabled.
>> +
>> +  nvidia,suspend-mode:
>> +    allOf:
>> +      - $ref: /schemas/types.yaml#/definitions/uint32
>> +      - enum: [0, 1, 2]
>> +    description:
>> +      The suspend mode that the platform should use.
>> +      Mode 0 is for LP0, CPU + Core voltage off and DRAM in self-refresh
>> +      Mode 1 is for LP1, CPU voltage off and DRAM in self-refresh
>> +      Mode 2 is for LP2, CPU voltage off
>> +
>> +  nvidia,cpu-pwr-good-time:
>> +    $ref: /schemas/types.yaml#/definitions/uint32
>> +    description: CPU power good time in uSec.
>> +
>> +  nvidia,cpu-pwr-off-time:
>> +    $ref: /schemas/types.yaml#/definitions/uint32
>> +    description: CPU power off time in uSec.
>> +
>> +  nvidia,core-pwr-good-time:
>> +    $ref: /schemas/types.yaml#/definitions/uint32-array
>> +    description:
>> +      <Oscillator-stable-time Power-stable-time>
>> +      Core power good time in uSec.
>> +
>> +  nvidia,core-pwr-off-time:
>> +    $ref: /schemas/types.yaml#/definitions/uint32
>> +    description: Core power off time in uSec.
>> +
>> +  nvidia,lp0-vec:
>> +    $ref: /schemas/types.yaml#/definitions/uint32-array
>> +    description:
>> +      <start length> Starting address and length of LP0 vector.
>> +      The LP0 vector contains the warm boot code that is executed
>> +      by AVP when resuming from the LP0 state.
>> +      The AVP (Audio-Video Processor) is an ARM7 processor and
>> +      always being the first boot processor when chip is power on
>> +      or resume from deep sleep mode. When the system is resumed
>> +      from the deep sleep mode, the warm boot code will restore
>> +      some PLLs, clocks and then brings up CPU0 for resuming the
>> +      system.
>> +
>> +  i2c-thermtrip:
>> +    type: object
>> +    description:
>> +      On Tegra30, Tegra114 and Tegra124 if i2c-thermtrip subnode exists,
>> +      hardware-triggered thermal reset will be enabled.
>> +
>> +    properties:
>> +      nvidia,i2c-controller-id:
>> +        $ref: /schemas/types.yaml#/definitions/uint32
>> +        description:
>> +          ID of I2C controller to send poweroff command to PMU.
>> +          Valid values are described in section 9.2.148
>> +          "APBDEV_PMC_SCRATCH53_0" of the Tegra K1 Technical Reference
>> +          Manual.
>> +
>> +      nvidia,bus-addr:
>> +        $ref: /schemas/types.yaml#/definitions/uint32
>> +        description: Bus address of the PMU on the I2C bus.
>> +
>> +      nvidia,reg-addr:
>> +        $ref: /schemas/types.yaml#/definitions/uint32
>> +        description: PMU I2C register address to issue poweroff command.
>> +
>> +      nvidia,reg-data:
>> +        $ref: /schemas/types.yaml#/definitions/uint32
>> +        description: Poweroff command to write to PMU.
>> +
>> +      nvidia,pinmux-id:
>> +        $ref: /schemas/types.yaml#/definitions/uint32
>> +        description:
>> +          Pinmux used by the hardware when issuing Poweroff command.
>> +          Defaults to 0. Valid values are described in section 12.5.2
>> +          "Pinmux Support" of the Tegra4 Technical Reference Manual.
>> +
>> +    required:
>> +      - nvidia,i2c-controller-id
>> +      - nvidia,bus-addr
>> +      - nvidia,reg-addr
>> +      - nvidia,reg-data
>         additionalProperties: false
>
>> +
>> +  powergates:
>> +    type: object
>> +    description:
>> +      This node contains a hierarchy of power domain nodes, which should
>> +      match the powergates on the Tegra SoC. Each powergate node
>> +      represents a power-domain on the Tegra SoC that can be power-gated
>> +      by the Tegra PMC.
>> +      Hardware blocks belonging to a power domain should contain
>> +      "power-domains" property that is a phandle pointing to corresponding
>> +      powergate node.
>> +      Please refer to Tegra TRM for mode details on the powergate nodes to
>> +      use for each power-gate block inside Tegra.
>> +
>> +    patternProperties:
>> +      "^[a-z0-9]+$":
>> +        if:
>> +          type: object
> It's better if you have node name patterns to match on than have to do
> this if/then.

All existing device trees are using power-gate block name as node name 
and these block names are Tegra internal block names as specified in TRM.

So, there are no node name pattern as node name is same as tegra 
internal block name which is a combination of letters and numeric.

>> +        then:
>> +          patternProperties:
>> +            clocks:
>> +              description:
>> +                Must contain an entry for each clock required by the PMC
>> +                for controlling a power-gate.
>> +                See ../clocks/clock-bindings.txt document for more details.
>> +
>> +            resets:
>> +              description:
>> +                Must contain an entry for each reset required by the PMC
>> +                for controlling a power-gate.
>> +                See ../reset/reset.txt for more details.
>> +
>> +            '#power-domain-cells':
>> +              description: Must be 0.
>> +
>> +    required:
>> +      - clocks
>> +      - resets
>> +      - '#power-domain-cells'
> These need property definitions.
>
>> +
>> +patternProperties:
>> +  "^.*@[0-9a-f]+$":
>> +    type: object
>> +
>> +    properties:
>> +      pins:
>> +        $ref: /schemas/types.yaml#/definitions/string
>> +        description: Must contain name of the pad(s) to be configured.
>> +
>> +      low-power-enable:
>> +        $ref: /schemas/types.yaml#/definitions/flag
>> +        description: Configure the pad into power down mode.
>> +
>> +      low-power-disable:
>> +        $ref: /schemas/types.yaml#/definitions/flag
>> +        description: Configure the pad into active mode.
>> +
>> +      power-source:
>> +        $ref: /schemas/types.yaml#/definitions/uint32
>> +        description:
>> +          Must contain either TEGRA_IO_PAD_VOLTAGE_1V8 or
>> +          TEGRA_IO_PAD_VOLTAGE_3V3 to select between signaling voltages.
>> +          The values are defined in
>> +          include/dt-bindings/pinctrl/pinctrl-tegra-io-pad.h.
>> +          Power state can be configured on all Tegra124 and Tegra132
>> +          pads. None of the Tegra124 or Tegra132 pads support signaling
>> +          voltage switching.
>> +          All of the listed Tegra210 pads except pex-cntrl support power
>> +          state configuration. Signaling voltage switching is supported
>> +          on below Tegra210 pads.
>> +          audio, audio-hv, cam, dbg, dmic, gpio, pex-cntrl, sdmmc1,
>> +          sdmmc3, spi, spi-hv, and uart.
>> +
>> +    required:
>> +      - pins
>> +
>> +required:
>> +  - compatible
>> +  - reg
>> +  - clock-names
>> +  - clocks
>> +  - '#clock-cells'
>> +
>> +if:
>> +  properties:
>> +    nvidia,suspend-mode:
>> +      contains:
>> +        const: 2
>> +
>> +then:
>> +  required:
>> +    - nvidia,cpu-pwr-good-time
>> +    - nvidia,cpu-pwr-off-time
>> +    - nvidia,core-pwr-good-time
>> +    - nvidia,core-pwr-off-time
>> +
>> +examples:
>> +  - |
>> +    #include <dt-bindings/soc/tegra-pmc.h>
>> +
>> +    pmc: pmc@7000e400 {
>> +              compatible = "nvidia,tegra210-pmc";
>> +              reg = <0x0 0x7000e400 0x0 0x400>;
>> +              clocks = <&tegra_car TEGRA210_CLK_PCLK>, <&clk32k_in>;
>> +              clock-names = "pclk", "clk32k_in";
>> +              #clock-cells = <1>;
>> +
>> +              powergates {
>> +                    pd_audio: aud {
>> +                            clocks = <&tegra_car TEGRA210_CLK_APE>,
>> +                                     <&tegra_car TEGRA210_CLK_APB2APE>;
>> +                            resets = <&tegra_car 198>;
>> +                            #power-domain-cells = <0>;
>> +                    };
>> +
>> +                    pd_xusbss: xusba {
>> +                            clocks = <&tegra_car TEGRA210_CLK_XUSB_SS>;
>> +                            resets = <&tegra_car TEGRA210_CLK_XUSB_SS>;
>> +                            #power-domain-cells = <0>;
>> +                    };
>> +              };
>> +
>> +              sdmmc1_3v3: sdmmc1-3v3 {
>> +                      pins = "sdmmc1";
>> +                      power-source = <TEGRA_IO_PAD_VOLTAGE_3V3>;
>> +              };
>> +
>> +              sdmmc1_1v8: sdmmc1-1v8 {
>> +                      pins = "sdmmc1";
>> +                      power-source = <TEGRA_IO_PAD_VOLTAGE_1V8>;
>> +              };
>> +
>> +              nvidia,invert-interrupt;
>> +              nvidia,suspend-mode = <0>;
>> +              nvidia,cpu-pwr-good-time = <0>;
>> +              nvidia,cpu-pwr-off-time = <0>;
>> +              nvidia,core-pwr-good-time = <4587 3876>;
>> +              nvidia,core-pwr-off-time = <39065>;
>> +              nvidia,core-power-req-active-high;
>> +              nvidia,sys-clock-req-active-high;
>> +    };
>> -- 
>> 2.7.4
>>