Received: by 2002:a25:8b91:0:0:0:0:0 with SMTP id j17csp3086857ybl; Fri, 20 Dec 2019 03:44:05 -0800 (PST) X-Google-Smtp-Source: APXvYqwVxMFZmiCOfwIXR1QU+S1X/F+MR1Xua5bPfvP0IWMIYaQEDY9BPHQPUG/6nzdIynv0I0z0 X-Received: by 2002:a05:6830:1d59:: with SMTP id p25mr14946672oth.308.1576842245535; Fri, 20 Dec 2019 03:44:05 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1576842245; cv=none; d=google.com; s=arc-20160816; b=OoEcMhgXjvrNne6RUromTV75YSmCYxCfJ+1Vy/o9IQY3z8J6cA3t/q0AiAVqFYBaJR AfeLqPO0wvUriZIV2XCghtIL5g/J8KpZGSpZraP72oBjfa7erO6RRK26R5Ey2rsP/M6v m21/ezms/QsOcMD8Z3J33kXtjjHQO5gdr6EtG6kNL+DR1hg3IIBlbkZd0Yg8+k91LzIq ErYTGfOt1EGgdQSSEwEvc9EQOKiDcNbXp0rOnpdoiTjgjmEjX315sxTuTz5NasMXBAiN dduP97pZcZyr+NiveF4ikiSxZU4GCgS7u7yWavJpCrdPmUJE1jQil2GWpEMRV5JU4Otc uaEQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding :content-language:in-reply-to:mime-version:user-agent:date :message-id:from:references:cc:to:subject:dkim-signature; bh=w9s9i7Ww44rCNohjRaPm+5Se46XEGbZcF1GgQsc7m0Y=; b=ek7eXSEH3xjXffsO0koZt/E1mBrBNZx0YLXFSULoQ63URB3ncADoRefDGeyNxSwdYJ kXA3eU3lbOVj4Cn7KO9WtPHLwLKsRUljolD00dRkNesym32EEVR2DvT1lJWXsdQjNtQV 6CQilrTKkErYayIdBlhFd4WW594Fo/FV1zEu4zrF+z35DMrK+qJNm98TBBwL9ZY3KIyB UybAKl6W/Zoz/qIIhxYc14kxhgB/J1z2k+8tC7i7QzEORBXL7pVl7wmuju+N7asGKUYb TWIAuyViHTaStCTeIGKeXA1qdWYz5fy0o7Qbul4PDlFJ1QgziBS3etBlJbshZYtz0uNg AGxw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=g2ShrcW3; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id f187si4667268oia.218.2019.12.20.03.43.53; Fri, 20 Dec 2019 03:44:05 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=g2ShrcW3; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727359AbfLTLlz (ORCPT + 99 others); Fri, 20 Dec 2019 06:41:55 -0500 Received: from fllv0016.ext.ti.com ([198.47.19.142]:49560 "EHLO fllv0016.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727177AbfLTLlz (ORCPT ); Fri, 20 Dec 2019 06:41:55 -0500 Received: from lelv0265.itg.ti.com ([10.180.67.224]) by fllv0016.ext.ti.com (8.15.2/8.15.2) with ESMTP id xBKBfOh9010342; Fri, 20 Dec 2019 05:41:24 -0600 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1576842084; bh=w9s9i7Ww44rCNohjRaPm+5Se46XEGbZcF1GgQsc7m0Y=; h=Subject:To:CC:References:From:Date:In-Reply-To; b=g2ShrcW3zsqpojqXbe9w2gE0RKYmB8+5O8Je41uReBbDOIVzuoSWzMKcrN8RZ33IS cFc+7H6gpdoA0RevVYJhRaAtfq/ESB7qdIAgAqBHwxyIaIkGlAASHYYvdyZzES6Jrw BV0ibljWPVgc2xfBtkCCg9IlytbXqrnmUDxNRTyY= Received: from DFLE111.ent.ti.com (dfle111.ent.ti.com [10.64.6.32]) by lelv0265.itg.ti.com (8.15.2/8.15.2) with ESMTPS id xBKBfOpe007487 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Fri, 20 Dec 2019 05:41:24 -0600 Received: from DFLE101.ent.ti.com (10.64.6.22) by DFLE111.ent.ti.com (10.64.6.32) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1847.3; Fri, 20 Dec 2019 05:41:23 -0600 Received: from fllv0040.itg.ti.com (10.64.41.20) by DFLE101.ent.ti.com (10.64.6.22) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1847.3 via Frontend Transport; Fri, 20 Dec 2019 05:41:23 -0600 Received: from [10.24.69.20] (ileax41-snat.itg.ti.com [10.172.224.153]) by fllv0040.itg.ti.com (8.15.2/8.15.2) with ESMTP id xBKBfJ6t015527; Fri, 20 Dec 2019 05:41:20 -0600 Subject: Re: [PATCH V3 1/2] dt-bindings/irq: add binding for NXP INTMUX interrupt multiplexer To: Joakim Zhang , , , , , , , CC: , , , , References: <1576827431-31942-1-git-send-email-qiangqing.zhang@nxp.com> <1576827431-31942-2-git-send-email-qiangqing.zhang@nxp.com> From: Lokesh Vutla Message-ID: <0cecd3af-8bca-c0d3-1312-925624c63dbf@ti.com> Date: Fri, 20 Dec 2019 17:10:26 +0530 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:60.0) Gecko/20100101 Thunderbird/60.7.0 MIME-Version: 1.0 In-Reply-To: <1576827431-31942-2-git-send-email-qiangqing.zhang@nxp.com> Content-Type: text/plain; charset="utf-8" Content-Language: en-US Content-Transfer-Encoding: 7bit X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 20/12/19 1:07 PM, Joakim Zhang wrote: > This patch adds the DT bindings for the NXP INTMUX interrupt multiplexer > for i.MX8 family SoCs. > > Signed-off-by: Joakim Zhang > --- > .../interrupt-controller/fsl,intmux.txt | 36 +++++++++++++++++++ > 1 file changed, 36 insertions(+) > create mode 100644 Documentation/devicetree/bindings/interrupt-controller/fsl,intmux.txt > > diff --git a/Documentation/devicetree/bindings/interrupt-controller/fsl,intmux.txt b/Documentation/devicetree/bindings/interrupt-controller/fsl,intmux.txt > new file mode 100644 > index 000000000000..3ebe9cac5f20 > --- /dev/null > +++ b/Documentation/devicetree/bindings/interrupt-controller/fsl,intmux.txt > @@ -0,0 +1,36 @@ > +Freescale INTMUX interrupt multiplexer > + > +Required properties: > + > +- compatible: Should be: > + - "fsl,imx-intmux" > +- reg: Physical base address and size of registers. > +- interrupts: Should contain the parent interrupt lines (up to 8) used to > + multiplex the input interrupts. > +- clocks: Should contain one clock for entry in clock-names. > +- clock-names: > + - "ipg": main logic clock > +- interrupt-controller: Identifies the node as an interrupt controller. > +- #interrupt-cells: Specifies the number of cells needed to encode an > + interrupt source. The value must be 2. > + - the 1st cell: hardware interrupt number> + - the 2nd cell: channel index, value must smaller than channels used As per the xlate function, 1st cell is channel index and 2nd cell is hw interrupt number no? Thanks and regards, Lokesh > + > +Optional properties: > + > +- fsl,intmux_chans: The number of channels used for interrupt source. The > + Maximum value is 8. If this property is not set in DT then driver uses > + 1 channel by default. > + > +Example: > + > + intmux@37400000 { > + compatible = "fsl,imx-intmux"; > + reg = <0x37400000 0x1000>; > + interrupts = ; > + clocks = <&clk IMX8QM_CM40_IPG_CLK>; > + clock-names = "ipg"; > + interrupt-controller; > + #interrupt-cells = <1>; > + }; > + >