Received: by 2002:a25:8b91:0:0:0:0:0 with SMTP id j17csp3136193ybl; Fri, 20 Dec 2019 04:33:07 -0800 (PST) X-Google-Smtp-Source: APXvYqyF3mxz4yRetAMTHXjTBjyq8FfmtUqfic4MMCxgQ1pCh7PvD9eDd7/0++G/g3UIGD2kum/+ X-Received: by 2002:a05:6830:1c8a:: with SMTP id v10mr14115522otf.115.1576845186988; Fri, 20 Dec 2019 04:33:06 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1576845186; cv=none; d=google.com; s=arc-20160816; b=fZ5sJZDAuzuX1rqX9PzoVIoszlW2I6IGfH8Oqh4Wmgd+/HCTsNQFHaDSO9ZSswLm2N lp5mIf3liXcQDXipCuGSCd1cKKBOsRSMDpr8C4aou1QUZexTOE4s07gZERFopJTjW/Ub FOUHyz3zUpiH6MIVuiWnzSHFa0E9K8VUX/TYF6jwBO7ozDe+ETMj0H4xMJs6Ilhhbva4 hGKde9/3ktosOMnoRe04dBzQLuQ6J1+vP39blFGDInjzCuk21Md1dalIOEq9JwaIqOww 03E1KlZSZg7r+H3ZmVMzzG+fc1OXDF6l4a7nDQtqEFEW9erjq/gVBkCZxoVxqE7NCUA0 ZcqA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding :content-language:in-reply-to:mime-version:user-agent:date :message-id:references:cc:to:from:subject:dkim-signature; bh=lmntjsYZD2zvLWbmw/UGvX0UwtRYBUAg3GKS2/RioC0=; b=s3h1dyNCNjkkcQgFCGGqmS0IOLV9RzQrFhGHkX33y1oaLcrPKCXde4jdSrlfv9gtxA ujduN6LYrd1r5MKAwJAxcuLYws8mm0ipqw+eQAxFr8tnjV0lL2b+6HqB0976/Og8gl4R ELV3p4ZxjnTxrYCOXISz9Y8FAyHM2oq5N0C5r/sck3diQAeKGu+apt4+TJICns6lh2m6 P/OCcjNUU9hRYUUhdQM2BlhuK2leszQrP8qhWRcHLj+spG6UjdkL85NLQA4A7NNnFYzD NqtKg0Eb1JI80Gf03UNrBoyJYklKtc+Rd6iGznYoppHcfHRzRzDF0VdYfATbC+GmbJiy iuIA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=Edqfovjo; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id m4si4993055otn.281.2019.12.20.04.32.55; Fri, 20 Dec 2019 04:33:06 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=Edqfovjo; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727401AbfLTMb6 (ORCPT + 99 others); Fri, 20 Dec 2019 07:31:58 -0500 Received: from lelv0142.ext.ti.com ([198.47.23.249]:35150 "EHLO lelv0142.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727301AbfLTMb6 (ORCPT ); Fri, 20 Dec 2019 07:31:58 -0500 Received: from fllv0035.itg.ti.com ([10.64.41.0]) by lelv0142.ext.ti.com (8.15.2/8.15.2) with ESMTP id xBKCVQhb094857; Fri, 20 Dec 2019 06:31:26 -0600 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1576845086; bh=lmntjsYZD2zvLWbmw/UGvX0UwtRYBUAg3GKS2/RioC0=; h=Subject:From:To:CC:References:Date:In-Reply-To; b=EdqfovjoXUhrUmZVLvo8IG25HziLhocUDtW2NRqPV9bkHbuBhEdHxyBBXNbPNRPtA SMQVWE0yJrWuCdVCV8Gu3oO2MyJGbP1IipzHxhobmi9Jtr0aevopl2Qz0aJjaeDs/x BtzegG4jogMKo3v20oXUXYzq+5QXzD5DmdJCPnb8= Received: from DFLE102.ent.ti.com (dfle102.ent.ti.com [10.64.6.23]) by fllv0035.itg.ti.com (8.15.2/8.15.2) with ESMTP id xBKCVP4F030517; Fri, 20 Dec 2019 06:31:25 -0600 Received: from DFLE109.ent.ti.com (10.64.6.30) by DFLE102.ent.ti.com (10.64.6.23) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1847.3; Fri, 20 Dec 2019 06:31:25 -0600 Received: from fllv0039.itg.ti.com (10.64.41.19) by DFLE109.ent.ti.com (10.64.6.30) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1847.3 via Frontend Transport; Fri, 20 Dec 2019 06:31:25 -0600 Received: from [10.24.69.20] (ileax41-snat.itg.ti.com [10.172.224.153]) by fllv0039.itg.ti.com (8.15.2/8.15.2) with ESMTP id xBKCVLPG099921; Fri, 20 Dec 2019 06:31:22 -0600 Subject: Re: [PATCH V3 1/2] dt-bindings/irq: add binding for NXP INTMUX interrupt multiplexer From: Lokesh Vutla To: Joakim Zhang , , , , , , , CC: , , , , References: <1576827431-31942-1-git-send-email-qiangqing.zhang@nxp.com> <1576827431-31942-2-git-send-email-qiangqing.zhang@nxp.com> <0cecd3af-8bca-c0d3-1312-925624c63dbf@ti.com> Message-ID: Date: Fri, 20 Dec 2019 18:00:28 +0530 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:60.0) Gecko/20100101 Thunderbird/60.7.0 MIME-Version: 1.0 In-Reply-To: <0cecd3af-8bca-c0d3-1312-925624c63dbf@ti.com> Content-Type: text/plain; charset="utf-8" Content-Language: en-US Content-Transfer-Encoding: 7bit X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 20/12/19 5:10 PM, Lokesh Vutla wrote: > > > On 20/12/19 1:07 PM, Joakim Zhang wrote: >> This patch adds the DT bindings for the NXP INTMUX interrupt multiplexer >> for i.MX8 family SoCs. >> >> Signed-off-by: Joakim Zhang >> --- >> .../interrupt-controller/fsl,intmux.txt | 36 +++++++++++++++++++ >> 1 file changed, 36 insertions(+) >> create mode 100644 Documentation/devicetree/bindings/interrupt-controller/fsl,intmux.txt >> >> diff --git a/Documentation/devicetree/bindings/interrupt-controller/fsl,intmux.txt b/Documentation/devicetree/bindings/interrupt-controller/fsl,intmux.txt >> new file mode 100644 >> index 000000000000..3ebe9cac5f20 >> --- /dev/null >> +++ b/Documentation/devicetree/bindings/interrupt-controller/fsl,intmux.txt >> @@ -0,0 +1,36 @@ >> +Freescale INTMUX interrupt multiplexer >> + >> +Required properties: >> + >> +- compatible: Should be: >> + - "fsl,imx-intmux" >> +- reg: Physical base address and size of registers. >> +- interrupts: Should contain the parent interrupt lines (up to 8) used to >> + multiplex the input interrupts. >> +- clocks: Should contain one clock for entry in clock-names. >> +- clock-names: >> + - "ipg": main logic clock >> +- interrupt-controller: Identifies the node as an interrupt controller. >> +- #interrupt-cells: Specifies the number of cells needed to encode an >> + interrupt source. The value must be 2. >> + - the 1st cell: hardware interrupt number> + - the 2nd cell: channel index, value must smaller than channels used > > As per the xlate function, 1st cell is channel index and 2nd cell is hw > interrupt number no? Sorry my bad, I read it wrong. Ignore this comment. Thanks and regards, Lokesh > > Thanks and regards, > Lokesh > >> + >> +Optional properties: >> + >> +- fsl,intmux_chans: The number of channels used for interrupt source. The >> + Maximum value is 8. If this property is not set in DT then driver uses >> + 1 channel by default. >> + >> +Example: >> + >> + intmux@37400000 { >> + compatible = "fsl,imx-intmux"; >> + reg = <0x37400000 0x1000>; >> + interrupts = ; >> + clocks = <&clk IMX8QM_CM40_IPG_CLK>; >> + clock-names = "ipg"; >> + interrupt-controller; >> + #interrupt-cells = <1>; >> + }; >> + >> > > _______________________________________________ > linux-arm-kernel mailing list > linux-arm-kernel@lists.infradead.org > http://lists.infradead.org/mailman/listinfo/linux-arm-kernel >