Received: by 2002:a25:8b91:0:0:0:0:0 with SMTP id j17csp3142322ybl; Fri, 20 Dec 2019 04:39:05 -0800 (PST) X-Google-Smtp-Source: APXvYqxOKiSTdRvXTNfGMF3dbfnHuZii+LzW1ha6xbQIbQ4OW+XDkb5C7w0g6pUbdj4s5ZpXCCPr X-Received: by 2002:a05:6830:138b:: with SMTP id d11mr5103854otq.38.1576845545177; Fri, 20 Dec 2019 04:39:05 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1576845545; cv=none; d=google.com; s=arc-20160816; b=yZEasmzdtOPYalUeFNoyDAX6r10WsebdIeaCUoHKLi/QkQAQWRwwUJdQdPj/hYA0Ms jij4stfhzO+cu+CSqHpnDvewP7uUcKXftNybddGv3t2RSSU2W5W1nBwIC6nYtU/pN9Pt nygvMXFYqnDtPN6sOVtbQ+0fGx/hm61xEuyqjMylz/a2ZmtjOFxhy74TsrXQRYUHihox Oe8GhiImBQlLc42KU/Nw7O/LPGifb1eTUOluPP+oA4GnLN6/jYMdOOnAUUhTgZSIIf88 Jh6E16uU44SN9afA+SiizW5gz13ykftTewRo1qfVSIyxB2W7nP6/M0d0RM21xm3hH05d qI9Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from; bh=aKf/DpzAQaBqhd6MV4l/vTsY/PWUSppgpQ/rBYbw83U=; b=d2DZmGohZjMm0bhwUnXrzM+VUyVZ/LapN+fmookRgoRD7PZtKD3ZjrGjdfvmDcaoyu 7MCGt1L6XpljXoo56g0H3KnPLbljca5YG9SZIZoVEjN4QFw6LsjqKmXv/rXGvQf8bXrd y8yBkYvtE2E/PhDvxTle7gOJs350B6gJTPjqa4qBrDGUxovKaxhq18iapGOlhumUODix 9vjoUo7NRb8H2jYAP3ixQO6omrvyxjqvyezyVgvkZAKTPN9dKL6hSrTxOO5Y0J5BpFzi gftSDqgte8JFXV5Qp4KXu/uPXVKdj7Wa+MkAt/n9qiE8LtHpLIqSSLS6Otw56a5lxowe Um6w== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nxp.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id i26si5078905otl.29.2019.12.20.04.38.53; Fri, 20 Dec 2019 04:39:05 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nxp.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727444AbfLTMiD (ORCPT + 99 others); Fri, 20 Dec 2019 07:38:03 -0500 Received: from inva020.nxp.com ([92.121.34.13]:39630 "EHLO inva020.nxp.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727298AbfLTMiC (ORCPT ); Fri, 20 Dec 2019 07:38:02 -0500 Received: from inva020.nxp.com (localhost [127.0.0.1]) by inva020.eu-rdc02.nxp.com (Postfix) with ESMTP id 6B4491A0851; Fri, 20 Dec 2019 13:38:00 +0100 (CET) Received: from invc005.ap-rdc01.nxp.com (invc005.ap-rdc01.nxp.com [165.114.16.14]) by inva020.eu-rdc02.nxp.com (Postfix) with ESMTP id 4C0B31A0081; Fri, 20 Dec 2019 13:37:54 +0100 (CET) Received: from localhost.localdomain (shlinux2.ap.freescale.net [10.192.224.44]) by invc005.ap-rdc01.nxp.com (Postfix) with ESMTP id 8DFD1402D5; Fri, 20 Dec 2019 20:37:46 +0800 (SGT) From: Joakim Zhang To: maz@kernel.org, tglx@linutronix.de, jason@lakedaemon.net, robh+dt@kernel.org, mark.rutland@arm.com, shawnguo@kernel.org, s.hauer@pengutronix.de Cc: kernel@pengutronix.de, linux-imx@nxp.com, linux-kernel@vger.kernel.org, fugang.duan@nxp.com, linux-arm-kernel@lists.infradead.org, Joakim Zhang Subject: [PATCH V4 1/2] dt-bindings/irq: add binding for NXP INTMUX interrupt multiplexer Date: Fri, 20 Dec 2019 20:34:40 +0800 Message-Id: <1576845281-32675-2-git-send-email-qiangqing.zhang@nxp.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1576845281-32675-1-git-send-email-qiangqing.zhang@nxp.com> References: <1576845281-32675-1-git-send-email-qiangqing.zhang@nxp.com> X-Virus-Scanned: ClamAV using ClamSMTP Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This patch adds the DT bindings for the NXP INTMUX interrupt multiplexer for i.MX8 family SoCs. Signed-off-by: Joakim Zhang --- .../interrupt-controller/fsl,intmux.txt | 36 +++++++++++++++++++ 1 file changed, 36 insertions(+) create mode 100644 Documentation/devicetree/bindings/interrupt-controller/fsl,intmux.txt diff --git a/Documentation/devicetree/bindings/interrupt-controller/fsl,intmux.txt b/Documentation/devicetree/bindings/interrupt-controller/fsl,intmux.txt new file mode 100644 index 000000000000..bdba3d00a935 --- /dev/null +++ b/Documentation/devicetree/bindings/interrupt-controller/fsl,intmux.txt @@ -0,0 +1,36 @@ +Freescale INTMUX interrupt multiplexer + +Required properties: + +- compatible: Should be: + - "fsl,imx-intmux" +- reg: Physical base address and size of registers. +- interrupts: Should contain the parent interrupt lines (up to 8) used to + multiplex the input interrupts. +- clocks: Should contain one clock for entry in clock-names. +- clock-names: + - "ipg": main logic clock +- interrupt-controller: Identifies the node as an interrupt controller. +- #interrupt-cells: Specifies the number of cells needed to encode an + interrupt source. The value must be 2. + - the 1st cell: hardware interrupt number + - the 2nd cell: channel index, value must smaller than channels used + +Optional properties: + +- fsl,intmux_chans: The number of channels used for interrupt source. The + Maximum value is 8. If this property is not set in DT then driver uses + 1 channel by default. + +Example: + + intmux@37400000 { + compatible = "fsl,imx-intmux"; + reg = <0x37400000 0x1000>; + interrupts = ; + clocks = <&clk IMX8QM_CM40_IPG_CLK>; + clock-names = "ipg"; + interrupt-controller; + #interrupt-cells = <2>; + }; + -- 2.17.1