Received: by 2002:a25:8b91:0:0:0:0:0 with SMTP id j17csp3721783ybl;
        Fri, 20 Dec 2019 14:29:19 -0800 (PST)
X-Google-Smtp-Source: APXvYqymsZn9AGAbl10DvQ+X0/owO2jWzydELpxFcSpRT428Or8xT7p3xbFojWwhh2HWI83ZBJcp
X-Received: by 2002:a05:6830:c2:: with SMTP id x2mr4561223oto.8.1576880959908;
        Fri, 20 Dec 2019 14:29:19 -0800 (PST)
ARC-Seal: i=1; a=rsa-sha256; t=1576880959; cv=none;
        d=google.com; s=arc-20160816;
        b=KonEgYD5yjXyEDcAQDPwa+0uZ7+B0dA2p/SpoTG4R2Crcxg+66tfQNLis3DaT6Qau3
         rZTB6tAj4ZKNqH2FrlRnVgkSC5xlcubgoo90hU4ABEn5oErciIcd00SswSbqGR4ok7Km
         HOnBWlMdJC+FwiMYFGIQtGgtJnJqMjsbXJZnVbk5D04Wqn94QNNmzqrhqb0k+cPxhk9R
         j1EHCtlJ7UqHgX2eYvkylbGXMpaGDoItbtIYaYXBn2SpB3ZwVzvgRGEvX6gn4N+NoiwI
         jFMIKSxjM9sjWcBSG0hp/5C75RpcxipJcAH4BsK9vugk5zsUdEfXfArStxEEau7YDeEy
         QgEA==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:dkim-signature:mime-version:references
         :in-reply-to:message-id:date:subject:cc:to:from;
        bh=i1Qi6gRmeji4EVizGH8SK34gpVhgE3jdlgatXIvq0Hw=;
        b=ug2GkptNLhgNqwmNs5+e9euuG4Y8XGAGA/TBabfssndHFYAJiIV9ZJPCL3NIvtlWLA
         fVLKVHfGMSXG26s5BStR7pblx75u+n+pNuJcQeqB2iEENtGGc5HdUHhXDBIL0VYcQRcN
         xyumUlt4gIP9O0vzgEUFmwe0w5nA3sLZAa7iF3RO4E7ya43kPoOzUNrcG1fHWdQm8FMa
         I6qclDaQWa5s3WathzhpfBPmMEQMO4WOr2OGSpSA4Onb0xJG/HWmwHV1pKDJmGYrPr+x
         V3Ei44OONHMU6EvpbYd2/hlF/dwklYte7VIMczQXSmt/HdgbD8T2jZu5w/j7LYZlKH7e
         mrow==
ARC-Authentication-Results: i=1; mx.google.com;
       dkim=pass header.i=@nvidia.com header.s=n1 header.b=jpkR9NAl;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com
Return-Path: <linux-kernel-owner@vger.kernel.org>
Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67])
        by mx.google.com with ESMTP id h14si6337918otn.6.2019.12.20.14.29.08;
        Fri, 20 Dec 2019 14:29:19 -0800 (PST)
Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Authentication-Results: mx.google.com;
       dkim=pass header.i=@nvidia.com header.s=n1 header.b=jpkR9NAl;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1727631AbfLTW1S (ORCPT <rfc822;rmelvin.vger@gmail.com>
        + 99 others); Fri, 20 Dec 2019 17:27:18 -0500
Received: from hqnvemgate26.nvidia.com ([216.228.121.65]:13440 "EHLO
        hqnvemgate26.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1726783AbfLTW1P (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Fri, 20 Dec 2019 17:27:15 -0500
Received: from hqpgpgate101.nvidia.com (Not Verified[216.228.121.13]) by hqnvemgate26.nvidia.com (using TLS: TLSv1.2, DES-CBC3-SHA)
        id <B5dfd4ab80000>; Fri, 20 Dec 2019 14:27:04 -0800
Received: from hqmail.nvidia.com ([172.20.161.6])
  by hqpgpgate101.nvidia.com (PGP Universal service);
  Fri, 20 Dec 2019 14:27:14 -0800
X-PGP-Universal: processed;
        by hqpgpgate101.nvidia.com on Fri, 20 Dec 2019 14:27:14 -0800
Received: from HQMAIL109.nvidia.com (172.20.187.15) by HQMAIL105.nvidia.com
 (172.20.187.12) with Microsoft SMTP Server (TLS) id 15.0.1473.3; Fri, 20 Dec
 2019 22:27:14 +0000
Received: from HQMAIL107.nvidia.com (172.20.187.13) by HQMAIL109.nvidia.com
 (172.20.187.15) with Microsoft SMTP Server (TLS) id 15.0.1473.3; Fri, 20 Dec
 2019 22:27:14 +0000
Received: from hqnvemgw03.nvidia.com (10.124.88.68) by HQMAIL107.nvidia.com
 (172.20.187.13) with Microsoft SMTP Server (TLS) id 15.0.1473.3 via Frontend
 Transport; Fri, 20 Dec 2019 22:27:14 +0000
Received: from skomatineni-linux.nvidia.com (Not Verified[10.2.169.197]) by hqnvemgw03.nvidia.com with Trustwave SEG (v7,5,8,10121)
        id <B5dfd4ac10000>; Fri, 20 Dec 2019 14:27:14 -0800
From:   Sowjanya Komatineni <skomatineni@nvidia.com>
To:     <skomatineni@nvidia.com>, <thierry.reding@gmail.com>,
        <jonathanh@nvidia.com>, <broonie@kernel.org>,
        <lgirdwood@gmail.com>, <perex@perex.cz>, <tiwai@suse.com>,
        <digetx@gmail.com>, <mperttunen@nvidia.com>,
        <gregkh@linuxfoundation.org>, <sboyd@kernel.org>,
        <robh+dt@kernel.org>, <mark.rutland@arm.com>
CC:     <pdeschrijver@nvidia.com>, <pgaikwad@nvidia.com>,
        <spujar@nvidia.com>, <josephl@nvidia.com>,
        <daniel.lezcano@linaro.org>, <mmaddireddy@nvidia.com>,
        <markz@nvidia.com>, <devicetree@vger.kernel.org>,
        <linux-clk@vger.kernel.org>, <linux-tegra@vger.kernel.org>,
        <linux-kernel@vger.kernel.org>
Subject: [PATCH v5 05/19] dt-bindings: soc: tegra-pmc: Add Tegra PMC clock bindings
Date:   Fri, 20 Dec 2019 14:26:51 -0800
Message-ID: <1576880825-15010-6-git-send-email-skomatineni@nvidia.com>
X-Mailer: git-send-email 2.7.4
In-Reply-To: <1576880825-15010-1-git-send-email-skomatineni@nvidia.com>
References: <1576880825-15010-1-git-send-email-skomatineni@nvidia.com>
X-NVConfidentiality: public
MIME-Version: 1.0
Content-Type: text/plain
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nvidia.com; s=n1;
        t=1576880824; bh=i1Qi6gRmeji4EVizGH8SK34gpVhgE3jdlgatXIvq0Hw=;
        h=X-PGP-Universal:From:To:CC:Subject:Date:Message-ID:X-Mailer:
         In-Reply-To:References:X-NVConfidentiality:MIME-Version:
         Content-Type;
        b=jpkR9NAlfDaMvMYaUz0oc5WhCEXOD1WmaxWFltuHAZyllKKY3IOl6WbdlWWh09sXa
         /Q4/oYHAvS4E7MfUChupjasxtHRI+GzhPUd8SPEeNbAWknBhyS5ELoSQ2dtWdQ5ecB
         rmWzqmtCoy+0F8u2A2BL7A4eHBW+HRPtIdOt1b5i2d5SbLpSqjRhEDGWNSKc6eFKoP
         70Ijfh4d6j3GIFmYocZsPI4KBj8+4NK4kA/An2RVbYPFV+rAOPa3dWorrWRdaw3tx+
         4NM7dGgdKwU/1OuMWC9g/crDrPmFXZl2cmLJQMNveZ5ANF/hDQf+wbBRVuf78ll4xh
         qiY9o5os1fg5g==
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

Tegra PMC has 3 clocks clk_out_1, clk_out_2, and clk_out_3.

This patch documents PMC clock bindings and adds a header defining
Tegra PMC clock ids.

Signed-off-by: Sowjanya Komatineni <skomatineni@nvidia.com>
---
 .../devicetree/bindings/arm/tegra/nvidia,tegra20-pmc.yaml | 12 ++++++++++++
 include/dt-bindings/soc/tegra-pmc.h                       | 15 +++++++++++++++
 2 files changed, 27 insertions(+)
 create mode 100644 include/dt-bindings/soc/tegra-pmc.h

diff --git a/Documentation/devicetree/bindings/arm/tegra/nvidia,tegra20-pmc.yaml b/Documentation/devicetree/bindings/arm/tegra/nvidia,tegra20-pmc.yaml
index e97eee672ae0..4320159bda3b 100644
--- a/Documentation/devicetree/bindings/arm/tegra/nvidia,tegra20-pmc.yaml
+++ b/Documentation/devicetree/bindings/arm/tegra/nvidia,tegra20-pmc.yaml
@@ -40,6 +40,15 @@ properties:
       Must contain an entry for each entry in clock-names.
       See ../clocks/clocks-bindings.txt for details.
 
+  '#clock-cells':
+    const: 1
+    description:
+      Tegra PMC has clk_out_1, clk_out_2, and clk_out_3.
+      Consumer of PMC clock should specify the desired clock by having
+      the clock ID in its "clocks" phandle cell with pmc clock provider.
+      See include/dt-bindings/soc/tegra-pmc.h for the list of Tegra PMC
+      clock IDs.
+
   '#interrupt-cells':
     const: 2
     description:
@@ -301,6 +310,7 @@ required:
   - reg
   - clock-names
   - clocks
+  - '#clock-cells'
 
 dependencies:
   "nvidia,suspend-mode": ["nvidia,core-pwr-off-time", "nvidia,cpu-pwr-off-time"]
@@ -312,12 +322,14 @@ examples:
 
     #include <dt-bindings/clock/tegra210-car.h>
     #include <dt-bindings/pinctrl/pinctrl-tegra-io-pad.h>
+    #include <dt-bindings/soc/tegra-pmc.h>
 
     tegra_pmc: pmc@7000e400 {
               compatible = "nvidia,tegra210-pmc";
               reg = <0x0 0x7000e400 0x0 0x400>;
               clocks = <&tegra_car TEGRA210_CLK_PCLK>, <&clk32k_in>;
               clock-names = "pclk", "clk32k_in";
+              #clock-cells = <1>;
 
               nvidia,invert-interrupt;
               nvidia,suspend-mode = <0>;
diff --git a/include/dt-bindings/soc/tegra-pmc.h b/include/dt-bindings/soc/tegra-pmc.h
new file mode 100644
index 000000000000..f7c866404456
--- /dev/null
+++ b/include/dt-bindings/soc/tegra-pmc.h
@@ -0,0 +1,15 @@
+/* SPDX-License-Identifier: GPL-2.0-only */
+/*
+ * Copyright (c) 2019-2020, NVIDIA CORPORATION.  All rights reserved.
+ */
+
+#ifndef _DT_BINDINGS_SOC_TEGRA_PMC_H
+#define _DT_BINDINGS_SOC_TEGRA_PMC_H
+
+#define TEGRA_PMC_CLK_OUT_1		0
+#define TEGRA_PMC_CLK_OUT_2		1
+#define TEGRA_PMC_CLK_OUT_3		2
+
+#define TEGRA_PMC_CLK_MAX		3
+
+#endif	/* _DT_BINDINGS_SOC_TEGRA_PMC_H */
-- 
2.7.4