Received: by 2002:a25:8b91:0:0:0:0:0 with SMTP id j17csp3721811ybl;
        Fri, 20 Dec 2019 14:29:22 -0800 (PST)
X-Google-Smtp-Source: APXvYqw3fAXRwhY1TSoqYRVBKVkduMTP9Q0TAfTE2CenDIDj6B+pfKEa4wpWRMTz7MXKlJrEoQIP
X-Received: by 2002:a05:6830:1e2d:: with SMTP id t13mr17857379otr.128.1576880962006;
        Fri, 20 Dec 2019 14:29:22 -0800 (PST)
ARC-Seal: i=1; a=rsa-sha256; t=1576880961; cv=none;
        d=google.com; s=arc-20160816;
        b=iwpjevo8uWVTN2zWU76LlkcnDHyRmAthZjofvPPZd8wXN2dEUgAAzS60v+BzIshIdd
         ZnUAHy6Vbpq88ezK12oe6MxixHoMHHvW64DIlGi3SLhxkSV1qbYqPwqbxY1t0scQOd09
         UnfhY5xji7kNn5V1jAB5TiZ2x02G1YHFYeZEjPe9JrvCsrKQ8oRmCNeFape+RrzLsM4E
         WWgyRUvyX30JyVrhHMgEsui/DVzVMaIccBX3qlj+e/f1MF96hNOOX2Umk5H/wqqLLkFX
         o1ONXhTm1PMR/LnmK5cnOmWUkNW6XbbjLnVCUmmY2OzL+gSN45I3HvKMXqY23qUuJnge
         /k1w==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:dkim-signature:mime-version:references
         :in-reply-to:message-id:date:subject:cc:to:from;
        bh=x4itCOEFQTqr4Po2PuDtX3OJlZkcnEkwJ110zILFSac=;
        b=SdVDPJSt6+ItEApXETx6hHvVK6TZwf6yN1A7N85Aqkp90Y7sUjvPP8HSoDDbghrCmn
         8BfTB3XdHM+NtEohF5MKu4mx10SXns6Suaq1MkEANx4AYt0cEW186PKr03U40ZxI1Hvq
         rSOkCKAQoMoU1SHIqlkJ4e9mw0cGggcLLPyHqH23pbd8cL3ZMEkKYVtJD/e4/p1/F/1O
         NrvASoL78DyaSS/61P43hOZhANyEXkIhvnot0VZR0IRnPo26SeJfu0ft2iAGqZ3z3lWL
         1T5V8HhW15MwxoIZPfOqJRYgfBXdf8+LgR8v0I6mXU4f/nScS7cSOdXlJLGp70CXc34L
         9E1A==
ARC-Authentication-Results: i=1; mx.google.com;
       dkim=pass header.i=@nvidia.com header.s=n1 header.b=AOAnADD4;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com
Return-Path: <linux-kernel-owner@vger.kernel.org>
Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67])
        by mx.google.com with ESMTP id v5si6169479otn.155.2019.12.20.14.29.10;
        Fri, 20 Dec 2019 14:29:21 -0800 (PST)
Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Authentication-Results: mx.google.com;
       dkim=pass header.i=@nvidia.com header.s=n1 header.b=AOAnADD4;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1727834AbfLTW2I (ORCPT <rfc822;hackukernel@gmail.com>
        + 99 others); Fri, 20 Dec 2019 17:28:08 -0500
Received: from hqnvemgate24.nvidia.com ([216.228.121.143]:7259 "EHLO
        hqnvemgate24.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1727618AbfLTW1R (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Fri, 20 Dec 2019 17:27:17 -0500
Received: from hqpgpgate101.nvidia.com (Not Verified[216.228.121.13]) by hqnvemgate24.nvidia.com (using TLS: TLSv1.2, DES-CBC3-SHA)
        id <B5dfd4aa50001>; Fri, 20 Dec 2019 14:26:45 -0800
Received: from hqmail.nvidia.com ([172.20.161.6])
  by hqpgpgate101.nvidia.com (PGP Universal service);
  Fri, 20 Dec 2019 14:27:16 -0800
X-PGP-Universal: processed;
        by hqpgpgate101.nvidia.com on Fri, 20 Dec 2019 14:27:16 -0800
Received: from HQMAIL111.nvidia.com (172.20.187.18) by HQMAIL107.nvidia.com
 (172.20.187.13) with Microsoft SMTP Server (TLS) id 15.0.1473.3; Fri, 20 Dec
 2019 22:27:16 +0000
Received: from hqnvemgw03.nvidia.com (10.124.88.68) by HQMAIL111.nvidia.com
 (172.20.187.18) with Microsoft SMTP Server (TLS) id 15.0.1473.3 via Frontend
 Transport; Fri, 20 Dec 2019 22:27:16 +0000
Received: from skomatineni-linux.nvidia.com (Not Verified[10.2.169.197]) by hqnvemgw03.nvidia.com with Trustwave SEG (v7,5,8,10121)
        id <B5dfd4ac30001>; Fri, 20 Dec 2019 14:27:15 -0800
From:   Sowjanya Komatineni <skomatineni@nvidia.com>
To:     <skomatineni@nvidia.com>, <thierry.reding@gmail.com>,
        <jonathanh@nvidia.com>, <broonie@kernel.org>,
        <lgirdwood@gmail.com>, <perex@perex.cz>, <tiwai@suse.com>,
        <digetx@gmail.com>, <mperttunen@nvidia.com>,
        <gregkh@linuxfoundation.org>, <sboyd@kernel.org>,
        <robh+dt@kernel.org>, <mark.rutland@arm.com>
CC:     <pdeschrijver@nvidia.com>, <pgaikwad@nvidia.com>,
        <spujar@nvidia.com>, <josephl@nvidia.com>,
        <daniel.lezcano@linaro.org>, <mmaddireddy@nvidia.com>,
        <markz@nvidia.com>, <devicetree@vger.kernel.org>,
        <linux-clk@vger.kernel.org>, <linux-tegra@vger.kernel.org>,
        <linux-kernel@vger.kernel.org>
Subject: [PATCH v5 07/19] dt-bindings: soc: tegra-pmc: Add id for Tegra PMC 32KHz blink clock
Date:   Fri, 20 Dec 2019 14:26:53 -0800
Message-ID: <1576880825-15010-8-git-send-email-skomatineni@nvidia.com>
X-Mailer: git-send-email 2.7.4
In-Reply-To: <1576880825-15010-1-git-send-email-skomatineni@nvidia.com>
References: <1576880825-15010-1-git-send-email-skomatineni@nvidia.com>
X-NVConfidentiality: public
MIME-Version: 1.0
Content-Type: text/plain
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nvidia.com; s=n1;
        t=1576880805; bh=x4itCOEFQTqr4Po2PuDtX3OJlZkcnEkwJ110zILFSac=;
        h=X-PGP-Universal:From:To:CC:Subject:Date:Message-ID:X-Mailer:
         In-Reply-To:References:X-NVConfidentiality:MIME-Version:
         Content-Type;
        b=AOAnADD428auSvjKep2wFPS6/9q4vC6geK2dV+g22ei2ptUaXESuia8CnsbRBgdoJ
         xIHCIEkxbS3Cj3WmEyeV5eWiCCFg7Xxwy9v5I9JY/zaqLF84W9dMynKS7wycGNveIm
         7c1t0s125Odvr0FT5YnpdoJAkB+fN7y52vFv9pYchOOqHvKHw4NEhuWX/FIpe5yI4o
         PAgtYrbCq+tI9mouY6n5NxS95JT1+bq0nnvx9I4IT9mEDK9nsgEEXeK0//c/V41Hbo
         2O9Tac05jiCd+PJSpWppm/U1jqwrczVsxsH5DW36QSyjiDOK9C1KrkKXSII0WkIL8k
         y3haKS6sSI3pw==
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

Tegra PMC has blink functionality that allows 32KHz clock out to
blink pin of the Tegra.

This patch adds id for this blink clock to use for enabling or
disabling blink output through device tree.

Signed-off-by: Sowjanya Komatineni <skomatineni@nvidia.com>
---
 include/dt-bindings/soc/tegra-pmc.h | 3 ++-
 1 file changed, 2 insertions(+), 1 deletion(-)

diff --git a/include/dt-bindings/soc/tegra-pmc.h b/include/dt-bindings/soc/tegra-pmc.h
index f7c866404456..a99a457471ee 100644
--- a/include/dt-bindings/soc/tegra-pmc.h
+++ b/include/dt-bindings/soc/tegra-pmc.h
@@ -9,7 +9,8 @@
 #define TEGRA_PMC_CLK_OUT_1		0
 #define TEGRA_PMC_CLK_OUT_2		1
 #define TEGRA_PMC_CLK_OUT_3		2
+#define TEGRA_PMC_CLK_BLINK		3
 
-#define TEGRA_PMC_CLK_MAX		3
+#define TEGRA_PMC_CLK_MAX		4
 
 #endif	/* _DT_BINDINGS_SOC_TEGRA_PMC_H */
-- 
2.7.4