Received: by 2002:a25:8b91:0:0:0:0:0 with SMTP id j17csp3722142ybl;
        Fri, 20 Dec 2019 14:29:46 -0800 (PST)
X-Google-Smtp-Source: APXvYqxxFHJKcc3LtAc2myMEP3oxiHbSASlq0kRvMgJct7XD4MrTbYuEjmnSSI4sAQZX4aYfogIE
X-Received: by 2002:a05:6830:4c2:: with SMTP id s2mr18002422otd.144.1576880986040;
        Fri, 20 Dec 2019 14:29:46 -0800 (PST)
ARC-Seal: i=1; a=rsa-sha256; t=1576880986; cv=none;
        d=google.com; s=arc-20160816;
        b=Dnnf15e1v776Vy2QaJ4hvOlRTrnwi9FjUf+e03wz/8lbZNuh2YeM0kRdDZMZfzztr/
         5y/QtwNRJpvvxOU8W7g3FdHKCytOiA7EXWdtRym8JqlgUSrHTGWcK3XBdAS3morlic+4
         QajMYl8HnTTOk3wcZGgSbAyhrPK9pdjnGR9BcP9yc+KxOIge9z6bbjyNKfI8nOeUifpT
         3i3WFGl32mzQOtearBdOkdJprF2xzWFK6znrxv9inj7QEu08UxScVbyS4TTiKaEVAfLF
         Jkj15kz7YxwR8Q0BfUx2hQGEEa8j/nA+VfiuL9V5BNR8s1QLfKhgBWG6crXnlvsJjwg/
         7nnw==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:dkim-signature:mime-version:references
         :in-reply-to:message-id:date:subject:cc:to:from;
        bh=jX1cHxQTxMoGEsw+O/JuXtnczaKSZYeLGNN+1j++LWw=;
        b=gAE55EooAFXkKU+xL1k7tzko0Jlk1Qu3fAhYWnOi62opn8wTUAFqTAYknKfNa6XJID
         HW7GXC6NZWlHpVu51aDaP/lecd+fYgHuhviqcmmMdrgdMlw169oUaVFJq7jjUX8oyga8
         HO/j6RbSojkmJsIbzRuOT+SDHLK8KV+a5/7I48IzUqlFRJK4ljGnRH/BwwU80UCNAmmx
         tX5eM20f8AmHi2kzQLqbOczPOLEO0q1/0byVmqFQgLXH25GFaH71ZlzVmymtDujvDi0W
         HGfCHJQSXBIaR1n/n+Y5VwTmlsXZlnwsMgHqBTBokvRcuIp7VP0075GZNQH1JklTFeCm
         SoGg==
ARC-Authentication-Results: i=1; mx.google.com;
       dkim=pass header.i=@nvidia.com header.s=n1 header.b=pzGH6396;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com
Return-Path: <linux-kernel-owner@vger.kernel.org>
Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67])
        by mx.google.com with ESMTP id k4si800418oiw.55.2019.12.20.14.29.34;
        Fri, 20 Dec 2019 14:29:46 -0800 (PST)
Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Authentication-Results: mx.google.com;
       dkim=pass header.i=@nvidia.com header.s=n1 header.b=pzGH6396;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1727880AbfLTW2Y (ORCPT <rfc822;hackukernel@gmail.com>
        + 99 others); Fri, 20 Dec 2019 17:28:24 -0500
Received: from hqnvemgate24.nvidia.com ([216.228.121.143]:7248 "EHLO
        hqnvemgate24.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1726389AbfLTW1N (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Fri, 20 Dec 2019 17:27:13 -0500
Received: from hqpgpgate102.nvidia.com (Not Verified[216.228.121.13]) by hqnvemgate24.nvidia.com (using TLS: TLSv1.2, DES-CBC3-SHA)
        id <B5dfd4aa10000>; Fri, 20 Dec 2019 14:26:42 -0800
Received: from hqmail.nvidia.com ([172.20.161.6])
  by hqpgpgate102.nvidia.com (PGP Universal service);
  Fri, 20 Dec 2019 14:27:12 -0800
X-PGP-Universal: processed;
        by hqpgpgate102.nvidia.com on Fri, 20 Dec 2019 14:27:12 -0800
Received: from HQMAIL107.nvidia.com (172.20.187.13) by HQMAIL105.nvidia.com
 (172.20.187.12) with Microsoft SMTP Server (TLS) id 15.0.1473.3; Fri, 20 Dec
 2019 22:27:12 +0000
Received: from hqnvemgw03.nvidia.com (10.124.88.68) by HQMAIL107.nvidia.com
 (172.20.187.13) with Microsoft SMTP Server (TLS) id 15.0.1473.3 via Frontend
 Transport; Fri, 20 Dec 2019 22:27:12 +0000
Received: from skomatineni-linux.nvidia.com (Not Verified[10.2.169.197]) by hqnvemgw03.nvidia.com with Trustwave SEG (v7,5,8,10121)
        id <B5dfd4abf0002>; Fri, 20 Dec 2019 14:27:12 -0800
From:   Sowjanya Komatineni <skomatineni@nvidia.com>
To:     <skomatineni@nvidia.com>, <thierry.reding@gmail.com>,
        <jonathanh@nvidia.com>, <broonie@kernel.org>,
        <lgirdwood@gmail.com>, <perex@perex.cz>, <tiwai@suse.com>,
        <digetx@gmail.com>, <mperttunen@nvidia.com>,
        <gregkh@linuxfoundation.org>, <sboyd@kernel.org>,
        <robh+dt@kernel.org>, <mark.rutland@arm.com>
CC:     <pdeschrijver@nvidia.com>, <pgaikwad@nvidia.com>,
        <spujar@nvidia.com>, <josephl@nvidia.com>,
        <daniel.lezcano@linaro.org>, <mmaddireddy@nvidia.com>,
        <markz@nvidia.com>, <devicetree@vger.kernel.org>,
        <linux-clk@vger.kernel.org>, <linux-tegra@vger.kernel.org>,
        <linux-kernel@vger.kernel.org>
Subject: [PATCH v5 03/19] clk: tegra: Fix Tegra PMC clock out parents
Date:   Fri, 20 Dec 2019 14:26:49 -0800
Message-ID: <1576880825-15010-4-git-send-email-skomatineni@nvidia.com>
X-Mailer: git-send-email 2.7.4
In-Reply-To: <1576880825-15010-1-git-send-email-skomatineni@nvidia.com>
References: <1576880825-15010-1-git-send-email-skomatineni@nvidia.com>
X-NVConfidentiality: public
MIME-Version: 1.0
Content-Type: text/plain
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nvidia.com; s=n1;
        t=1576880802; bh=jX1cHxQTxMoGEsw+O/JuXtnczaKSZYeLGNN+1j++LWw=;
        h=X-PGP-Universal:From:To:CC:Subject:Date:Message-ID:X-Mailer:
         In-Reply-To:References:X-NVConfidentiality:MIME-Version:
         Content-Type;
        b=pzGH639673dRpD6oouMmvUEHg6T5mPdO8iSeuiUmKQ0TPdenR9Tpi+XJeuTbAhuun
         LvC5i1YbePVB3gmM0AEWNKNa8Q2kSFAD4m8wMV+GZCgwP1fxIFRCh2EtFAxZzenOQT
         5F2aVVWPxRWFhgwDGrcV/ZXC8Uct3YV7PRIDU1T3IPXi4uK6GmZ2m0et3HXJn3C7OZ
         t+MIxEM21xgE4YTyWKOgUHk2eqkyns3QEGXangt+Fp/MqUQw4JjIn2yRxzRsiuNFCs
         JiYPryfp+oVtr3cXbtD5vFOpdeByXxvO9tbxiOaZntwEtx7rWZGudBmCejRN8Gp3jM
         cPuEuKG4ex7fA==
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

Tegra PMC clock out parents are osc, osc_div2, osc_div4 and extern
clock.

Clock driver is using incorrect parents clk_m, clk_m_div2, clk_m_div4
for PMC clocks.

This patch fixes this.

Signed-off-by: Sowjanya Komatineni <skomatineni@nvidia.com>
---
 drivers/clk/tegra/clk-tegra-pmc.c | 12 ++++++------
 1 file changed, 6 insertions(+), 6 deletions(-)

diff --git a/drivers/clk/tegra/clk-tegra-pmc.c b/drivers/clk/tegra/clk-tegra-pmc.c
index bec3e008335f..5e044ba1ae36 100644
--- a/drivers/clk/tegra/clk-tegra-pmc.c
+++ b/drivers/clk/tegra/clk-tegra-pmc.c
@@ -49,16 +49,16 @@ struct pmc_clk_init_data {
 
 static DEFINE_SPINLOCK(clk_out_lock);
 
-static const char *clk_out1_parents[] = { "clk_m", "clk_m_div2",
-	"clk_m_div4", "extern1",
+static const char *clk_out1_parents[] = { "osc", "osc_div2",
+	"osc_div4", "extern1",
 };
 
-static const char *clk_out2_parents[] = { "clk_m", "clk_m_div2",
-	"clk_m_div4", "extern2",
+static const char *clk_out2_parents[] = { "osc", "osc_div2",
+	"osc_div4", "extern2",
 };
 
-static const char *clk_out3_parents[] = { "clk_m", "clk_m_div2",
-	"clk_m_div4", "extern3",
+static const char *clk_out3_parents[] = { "osc", "osc_div2",
+	"osc_div4", "extern3",
 };
 
 static struct pmc_clk_init_data pmc_clks[] = {
-- 
2.7.4