Received: by 2002:a25:8b91:0:0:0:0:0 with SMTP id j17csp6869398ybl; Mon, 23 Dec 2019 13:38:54 -0800 (PST) X-Google-Smtp-Source: APXvYqxqnqjXLKKW86nV+qheg8+V5NxY6GWqu6yz5pn/qvUVFfiUMATzKPXsr7iqjc7Ar2vEOatM X-Received: by 2002:a9d:590b:: with SMTP id t11mr35496346oth.161.1577137134186; Mon, 23 Dec 2019 13:38:54 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1577137134; cv=none; d=google.com; s=arc-20160816; b=a27KYLsi6o3Vcf0PvHEdMfD5Uo5VAwojXY6PeQePI8VgMiTD52e0+w57Z0GKf5rRVB PtEgp/0ZzI0x4AyO+AnUD2MFrK5IuLxavDgLux+DRtMOQiS1gYwExmFEQYva86MDJZ5F VJOY/0ZHJWDXh72Ux5Oq3AmbVk0vwQi/GyDX6KZQTAc90QJeW9jeFGd/tcHT12b3p2hv n2DRPV7gNN2TKMJFh5pJFexreSJkWitOLp7n4cBO3j/RCF5Yn1thcokdC0E635+mOHmI pWwXJkiJeB4wn5L/U2/bXj1J30ok3R1rXrqjV6Ap7XtA/3MEt2M8lFzxcQ3PJaMkx1dE /tAw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from; bh=MTrwyIWXWLdMUEpfirA1m798zC4YTSASnim/pVVVg2A=; b=fycCPp8rr9ReSh8ROAFOCmJlx4RdUf/qO2jL9ZJcyu9kOJnfVdIOeDwxE7pNMP3gj1 eu4eKBgWJm2+raxQmVvCLE2/5JQLJNvTYvZnF2lXXMEO/zeInziGVHJNZGKIdJ4+NZHx sxbh8RzRG6U50F4k2vbE7t1sJIaGdcrshHHRgvcbaEPHAO/4PtslhKByEgkzNLGQQJUR DCeB8dvO2Asx9yy/AMutzIrV/6FGBIW0QpLBvYUjM8jbJZMzR4v31pztYMCsKcVPxOn6 sWoAq32jzlhazTwa6stmc1tvx8d4aiXjQ42V0anLMyKfhUfQGaPukDLo0o4OmPjJJakM OaUQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id z1si10495654otm.242.2019.12.23.13.38.43; Mon, 23 Dec 2019 13:38:54 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726899AbfLWViC (ORCPT + 99 others); Mon, 23 Dec 2019 16:38:02 -0500 Received: from relay12.mail.gandi.net ([217.70.178.232]:45431 "EHLO relay12.mail.gandi.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726817AbfLWViC (ORCPT ); Mon, 23 Dec 2019 16:38:02 -0500 Received: from localhost (unknown [88.190.179.123]) (Authenticated sender: repk@triplefau.lt) by relay12.mail.gandi.net (Postfix) with ESMTPSA id C81F7200007; Mon, 23 Dec 2019 21:37:58 +0000 (UTC) From: Remi Pommarel To: Kishon Vijay Abraham I , Yue Wang , Lorenzo Pieralisi , Andrew Murray , Kevin Hilman , Martin Blumenstingl , Neil Armstrong Cc: Jerome Brunet , linux-kernel@vger.kernel.org, linux-pci@vger.kernel.org, linux-amlogic@lists.infradead.org, Remi Pommarel Subject: [PATCH v2 0/3] PCI: amlogic: Make PCIe working reliably on AXG platforms Date: Mon, 23 Dec 2019 22:45:26 +0100 Message-Id: <20191223214529.20377-1-repk@triplefau.lt> X-Mailer: git-send-email 2.24.0 MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org PCIe device probing failures have been seen on AXG platforms and were due to unreliable clock signal output. Setting HHI_MIPI_CNTL0[26] bit in MIPI's PHY registers solved the problem. This bit controls band gap reference. As discussed here [1] one of these shared MIPI/PCIE PHY register bits was implemented in the clock driver as CLKID_MIPI_ENABLE. This adds a PHY driver to control this bit instead, as well as setting the band gap one in order to get reliable PCIE communication. While at it add another PHY driver to control PCIE only PHY registers, making AXG code more similar to G12A platform thus allowing to remove some specific platform handling in pci-meson driver. Please note that devicetree and its documentation modifications as well as CLKID_MIPI_ENABLE will be sent as different series if this one is considered sane. Changes sinve v1: - Move HHI_MIPI_CNTL0 bit control in its own PHY driver - Add a PHY driver for PCIE_PHY registers - Modify pci-meson.c to make use of both PHYs and remove specific handling for AXG and G12A [1] https://lkml.org/lkml/2019/12/16/119 Remi Pommarel (3): phy: amlogic: Add Amlogic AXG MIPI/PCIE PHY Driver phy: amlogic: Add Amlogic AXG PCIE PHY Driver PCI: amlogic: Use AXG PCIE and shared MIPI/PCIE PHYs drivers/pci/controller/dwc/pci-meson.c | 140 +++++--------- drivers/phy/amlogic/Kconfig | 22 +++ drivers/phy/amlogic/Makefile | 2 + drivers/phy/amlogic/phy-meson-axg-mipi-pcie.c | 176 ++++++++++++++++++ drivers/phy/amlogic/phy-meson-axg-pcie.c | 163 ++++++++++++++++ 5 files changed, 409 insertions(+), 94 deletions(-) create mode 100644 drivers/phy/amlogic/phy-meson-axg-mipi-pcie.c create mode 100644 drivers/phy/amlogic/phy-meson-axg-pcie.c -- 2.24.0