Received: by 2002:a25:8b91:0:0:0:0:0 with SMTP id j17csp7512066ybl; Tue, 24 Dec 2019 04:02:37 -0800 (PST) X-Google-Smtp-Source: APXvYqwLfDxDNi4N/+GFu9o8D3LnnfC0KejF1/nV6iiteRFztBK/O0M8+QJTMSISfV60rTJiejY6 X-Received: by 2002:a05:6830:605:: with SMTP id w5mr35906160oti.79.1577188957086; Tue, 24 Dec 2019 04:02:37 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1577188957; cv=none; d=google.com; s=arc-20160816; b=yRtNSuHgkKYg4z+ydROLmv08n1g/UvRgwJ819VrEcWA549GvFQRh6k6lL+Aq6LgnoR YBp5Sx/uLnKTleJJGNoq/blLvM7DowjbT9ZGWKW2u5zp/vyk2vGNKjgUwwO4a9835UiP P1iNjBxum3A4m8crk1wsC6Gm/lr9Joaebf+ExZ6unyeKO9b10AkYXzuYap2fOxHx3XJg RaP4OvOBxGZHHhxzm6xImQX2cLTvmHgC7+y8xHjoU6zkB/6hehkz8B+ih/ykKzSqmr+9 PSbdOyd6tE3suIwgJbJkedgBAXfXnJ4zleF+Y5w/ISVEq9AS84MTyisWoR3HYlLQCSUn q/dw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:user-agent:in-reply-to :content-disposition:mime-version:references:message-id:subject:cc :to:from:date; bh=wuH1Hd7oRTCC/ZBxiOj2qFlMvaLpc3yM3EdUF36f39I=; b=QKRFipxp6coS+aIYY5VCtLE5XvKN9LVPeb0CoW5RgfTDMzEq3pvd0RZRFoMiklGUhX fQztq0Eeqwdu9jfXQLS1CFHzoU3i1LX9ETsaWuoM6PF4tspTz4Y1JlmKL5U+vjUIwwxP jxXxidXbMUnPNhuNXaLRWRKVBkO48+zxfTo+vH5ATtatxPJUH5HLPJs8eeeigLXGzBOM bCfGqEvm2l6bVhYRrnDa53ANYe0stj6TvbKVC6UT2J+Ykuyb/aW2feiDI7hO+KO1KBI5 /pIrjfCWjc49214QkGu276iteK/OIS2Xj++KDUSdWM0Lr24E0a36QMP8p307jocUfU6j X5bg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id 128si3394691oih.78.2019.12.24.04.02.24; Tue, 24 Dec 2019 04:02:37 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726216AbfLXMBo (ORCPT + 99 others); Tue, 24 Dec 2019 07:01:44 -0500 Received: from foss.arm.com ([217.140.110.172]:51556 "EHLO foss.arm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726102AbfLXMBn (ORCPT ); Tue, 24 Dec 2019 07:01:43 -0500 Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.121.207.14]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id 2A6A61FB; Tue, 24 Dec 2019 04:01:43 -0800 (PST) Received: from localhost (unknown [10.37.6.20]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id 92BDB3F534; Tue, 24 Dec 2019 04:01:42 -0800 (PST) Date: Tue, 24 Dec 2019 12:01:40 +0000 From: Andrew Murray To: Marc Zyngier Cc: will@kernel.org, Catalin Marinas , kvm@vger.kernel.org, linux-kernel@vger.kernel.org, Sudeep Holla , kvmarm@lists.cs.columbia.edu, linux-arm-kernel@lists.infradead.org Subject: Re: [PATCH v2 03/18] arm64: KVM: define SPE data structure for each vcpu Message-ID: <20191224120140.GH42593@e119886-lin.cambridge.arm.com> References: <20191220143025.33853-1-andrew.murray@arm.com> <20191220143025.33853-4-andrew.murray@arm.com> <20191221131936.21fa2dfa@why> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20191221131936.21fa2dfa@why> User-Agent: Mutt/1.10.1+81 (426a6c1) (2018-08-26) Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Sat, Dec 21, 2019 at 01:19:36PM +0000, Marc Zyngier wrote: > On Fri, 20 Dec 2019 14:30:10 +0000 > Andrew Murray wrote: > > > From: Sudeep Holla > > > > In order to support virtual SPE for guest, so define some basic structs. > > This features depends on host having hardware with SPE support. > > > > Since we can support this only on ARM64, add a separate config symbol > > for the same. > > > > Signed-off-by: Sudeep Holla > > [ Add irq_level, rename irq to irq_num for kvm_spe ] > > Signed-off-by: Andrew Murray > > --- > > arch/arm64/include/asm/kvm_host.h | 2 ++ > > arch/arm64/kvm/Kconfig | 7 +++++++ > > include/kvm/arm_spe.h | 19 +++++++++++++++++++ > > 3 files changed, 28 insertions(+) > > create mode 100644 include/kvm/arm_spe.h > > > > diff --git a/arch/arm64/include/asm/kvm_host.h b/arch/arm64/include/asm/kvm_host.h > > index c61260cf63c5..f5dcff912645 100644 > > --- a/arch/arm64/include/asm/kvm_host.h > > +++ b/arch/arm64/include/asm/kvm_host.h > > @@ -35,6 +35,7 @@ > > #include > > #include > > #include > > +#include > > > > #define KVM_MAX_VCPUS VGIC_V3_MAX_CPUS > > > > @@ -302,6 +303,7 @@ struct kvm_vcpu_arch { > > struct vgic_cpu vgic_cpu; > > struct arch_timer_cpu timer_cpu; > > struct kvm_pmu pmu; > > + struct kvm_spe spe; > > > > /* > > * Anything that is not used directly from assembly code goes > > diff --git a/arch/arm64/kvm/Kconfig b/arch/arm64/kvm/Kconfig > > index a475c68cbfec..af5be2c57dcb 100644 > > --- a/arch/arm64/kvm/Kconfig > > +++ b/arch/arm64/kvm/Kconfig > > @@ -35,6 +35,7 @@ config KVM > > select HAVE_KVM_EVENTFD > > select HAVE_KVM_IRQFD > > select KVM_ARM_PMU if HW_PERF_EVENTS > > + select KVM_ARM_SPE if (HW_PERF_EVENTS && ARM_SPE_PMU) > > select HAVE_KVM_MSI > > select HAVE_KVM_IRQCHIP > > select HAVE_KVM_IRQ_ROUTING > > @@ -61,6 +62,12 @@ config KVM_ARM_PMU > > Adds support for a virtual Performance Monitoring Unit (PMU) in > > virtual machines. > > > > +config KVM_ARM_SPE > > + bool > > + ---help--- > > + Adds support for a virtual Statistical Profiling Extension(SPE) in > > + virtual machines. > > + > > config KVM_INDIRECT_VECTORS > > def_bool KVM && (HARDEN_BRANCH_PREDICTOR || HARDEN_EL2_VECTORS) > > > > diff --git a/include/kvm/arm_spe.h b/include/kvm/arm_spe.h > > new file mode 100644 > > index 000000000000..48d118fdb174 > > --- /dev/null > > +++ b/include/kvm/arm_spe.h > > @@ -0,0 +1,19 @@ > > +// SPDX-License-Identifier: GPL-2.0 > > +/* > > + * Copyright (C) 2019 ARM Ltd. > > + */ > > + > > +#ifndef __ASM_ARM_KVM_SPE_H > > +#define __ASM_ARM_KVM_SPE_H > > + > > +#include > > +#include > > I don't believe these are required at this stage. > > > + > > +struct kvm_spe { > > + int irq_num; > > 'irq' was the right name *if* this represents a Linux irq. If this > instead represents a guest PPI, then it should be named 'intid'. > > In either case, please document what this represents. > > > + bool ready; /* indicates that SPE KVM instance is ready for use */ > > + bool created; /* SPE KVM instance is created, may not be ready yet */ > > + bool irq_level; > > What does this represent? The state of the interrupt on the host? The > guest? Something else? Also, please consider grouping related fields > together. It should be the state of the interrupt on the guest. > > > +}; > > If you've added a config option that controls the selection of the SPE > feature, why doesn't this result in an empty structure when it isn't > selected? OK, all noted. Andrew Murray > > > + > > +#endif /* __ASM_ARM_KVM_SPE_H */ > > Thanks, > > M. > -- > Jazz is not dead. It just smells funny...