Received: by 2002:a25:8b91:0:0:0:0:0 with SMTP id j17csp7527814ybl; Tue, 24 Dec 2019 04:16:53 -0800 (PST) X-Google-Smtp-Source: APXvYqyRkk++8JL/8gdiHLMXRa0KHglSLkcjpy1kEOH+BZAg60n9spj2hHctMnFABnlHXwwbdmcY X-Received: by 2002:a9d:7ad9:: with SMTP id m25mr36165317otn.13.1577189813533; Tue, 24 Dec 2019 04:16:53 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1577189813; cv=none; d=google.com; s=arc-20160816; b=SzVoawIAA5Cm6qzsrMelmvPZmenQOashWcoDFVTS+UukOS8UJaoA266mRAUPpbm6pp 8k0wEQsS/YZ4M8/1YMgqIlQeMlPqTXfafKzQkn3TX4draMnFkXP4Ck+8pgouynOGkqs9 JGV2NPKcD03zjEhOLw0rRJDSMi6sJ5QXfYZVGgQUkkORoxIoyRSdC4xMWyxWLWQn7oVr 4ocsOULk3QJ/KZVO807WYpSt11jMNoKqGFofLtgRzKW0rBLSi3FrMMN6ftAPxJWs9QDF 6uMR5LwFK0BQGR6Ed5XOjlQ5hyhsQuxpsd0YZv+R/QtIRkGfh4yrrgXmH/AUYyHmIyon 8JCw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:user-agent:in-reply-to :content-disposition:mime-version:references:message-id:subject:cc :to:from:date; bh=YXdxMnmmlFl1MLXQhp/fnBWUvm1J0Xfcls9Uz72FqGw=; b=uc5dMAjOkLPZD+mb+3Gqe13LrEGhyj94mfIeC9sCVI4wH3ZG4R22lb7UIIF4g1NvC5 4AT9eLEkH3Ma5Y84/Ykk117aha0OGtA+Rfm/rLNLs83V3t9mZMPI8lquJ+RgjDaCRdfb 6Yp0CEgaph9brhtAx210xwR+0kha8eQsqD+jSEop6W+lMbt5K/llUrK214w+OUo2ugqz AaCm9FG+vo4f1vCcjIRkmkcGG5y1n8IVZNXPCxWnYq8k+9yRmv5ntNSbr2Ax1vUwErgN SLcISgrtoZTc3wgJDRDOk01kV2jNFzUqkKBfSjdCo+wrIO0bG282I65gWzUJ+e6gkdLj hIsw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id j24si8488794otk.76.2019.12.24.04.16.41; Tue, 24 Dec 2019 04:16:53 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726261AbfLXMPq (ORCPT + 99 others); Tue, 24 Dec 2019 07:15:46 -0500 Received: from foss.arm.com ([217.140.110.172]:51694 "EHLO foss.arm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726157AbfLXMPp (ORCPT ); Tue, 24 Dec 2019 07:15:45 -0500 Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.121.207.14]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id 22D471FB; Tue, 24 Dec 2019 04:15:45 -0800 (PST) Received: from localhost (unknown [10.37.6.20]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id 8DB2D3F534; Tue, 24 Dec 2019 04:15:44 -0800 (PST) Date: Tue, 24 Dec 2019 12:15:42 +0000 From: Andrew Murray To: Mark Rutland Cc: Marc Zyngier , Catalin Marinas , Will Deacon , Sudeep Holla , kvmarm@lists.cs.columbia.edu, linux-arm-kernel@lists.infradead.org, kvm@vger.kernel.org, linux-kernel@vger.kernel.org Subject: Re: [PATCH v2 09/18] arm64: KVM: enable conditional save/restore full SPE profiling buffer controls Message-ID: <20191224121542.GI42593@e119886-lin.cambridge.arm.com> References: <20191220143025.33853-1-andrew.murray@arm.com> <20191220143025.33853-10-andrew.murray@arm.com> <20191220180657.GD25258@lakrids.cambridge.arm.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20191220180657.GD25258@lakrids.cambridge.arm.com> User-Agent: Mutt/1.10.1+81 (426a6c1) (2018-08-26) Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Fri, Dec 20, 2019 at 06:06:58PM +0000, Mark Rutland wrote: > On Fri, Dec 20, 2019 at 02:30:16PM +0000, Andrew Murray wrote: > > From: Sudeep Holla > > > > Now that we can save/restore the full SPE controls, we can enable it > > if SPE is setup and ready to use in KVM. It's supported in KVM only if > > all the CPUs in the system supports SPE. > > > > However to support heterogenous systems, we need to move the check if > > host supports SPE and do a partial save/restore. > > I don't think that it makes sense to support this for heterogeneous > systems, given their SPE capabilities and IMP DEF details will differ. > > Is there some way we can limit this to homogeneous systems? No problem, I'll see how to limit this. Thanks, Andrew Murray > > Thanks, > Mark. > > > > > Signed-off-by: Sudeep Holla > > Signed-off-by: Andrew Murray > > --- > > arch/arm64/kvm/hyp/debug-sr.c | 33 ++++++++++++++++----------------- > > include/kvm/arm_spe.h | 6 ++++++ > > 2 files changed, 22 insertions(+), 17 deletions(-) > > > > diff --git a/arch/arm64/kvm/hyp/debug-sr.c b/arch/arm64/kvm/hyp/debug-sr.c > > index 12429b212a3a..d8d857067e6d 100644 > > --- a/arch/arm64/kvm/hyp/debug-sr.c > > +++ b/arch/arm64/kvm/hyp/debug-sr.c > > @@ -86,18 +86,13 @@ > > } > > > > static void __hyp_text > > -__debug_save_spe_nvhe(struct kvm_cpu_context *ctxt, bool full_ctxt) > > +__debug_save_spe_context(struct kvm_cpu_context *ctxt, bool full_ctxt) > > { > > u64 reg; > > > > /* Clear pmscr in case of early return */ > > ctxt->sys_regs[PMSCR_EL1] = 0; > > > > - /* SPE present on this CPU? */ > > - if (!cpuid_feature_extract_unsigned_field(read_sysreg(id_aa64dfr0_el1), > > - ID_AA64DFR0_PMSVER_SHIFT)) > > - return; > > - > > /* Yes; is it owned by higher EL? */ > > reg = read_sysreg_s(SYS_PMBIDR_EL1); > > if (reg & BIT(SYS_PMBIDR_EL1_P_SHIFT)) > > @@ -142,7 +137,7 @@ __debug_save_spe_nvhe(struct kvm_cpu_context *ctxt, bool full_ctxt) > > } > > > > static void __hyp_text > > -__debug_restore_spe_nvhe(struct kvm_cpu_context *ctxt, bool full_ctxt) > > +__debug_restore_spe_context(struct kvm_cpu_context *ctxt, bool full_ctxt) > > { > > if (!ctxt->sys_regs[PMSCR_EL1]) > > return; > > @@ -210,11 +205,14 @@ void __hyp_text __debug_restore_guest_context(struct kvm_vcpu *vcpu) > > struct kvm_guest_debug_arch *host_dbg; > > struct kvm_guest_debug_arch *guest_dbg; > > > > + host_ctxt = kern_hyp_va(vcpu->arch.host_cpu_context); > > + guest_ctxt = &vcpu->arch.ctxt; > > + > > + __debug_restore_spe_context(guest_ctxt, kvm_arm_spe_v1_ready(vcpu)); > > + > > if (!(vcpu->arch.flags & KVM_ARM64_DEBUG_DIRTY)) > > return; > > > > - host_ctxt = kern_hyp_va(vcpu->arch.host_cpu_context); > > - guest_ctxt = &vcpu->arch.ctxt; > > host_dbg = &vcpu->arch.host_debug_state.regs; > > guest_dbg = kern_hyp_va(vcpu->arch.debug_ptr); > > > > @@ -232,8 +230,7 @@ void __hyp_text __debug_restore_host_context(struct kvm_vcpu *vcpu) > > host_ctxt = kern_hyp_va(vcpu->arch.host_cpu_context); > > guest_ctxt = &vcpu->arch.ctxt; > > > > - if (!has_vhe()) > > - __debug_restore_spe_nvhe(host_ctxt, false); > > + __debug_restore_spe_context(host_ctxt, kvm_arm_spe_v1_ready(vcpu)); > > > > if (!(vcpu->arch.flags & KVM_ARM64_DEBUG_DIRTY)) > > return; > > @@ -249,19 +246,21 @@ void __hyp_text __debug_restore_host_context(struct kvm_vcpu *vcpu) > > > > void __hyp_text __debug_save_host_context(struct kvm_vcpu *vcpu) > > { > > - /* > > - * Non-VHE: Disable and flush SPE data generation > > - * VHE: The vcpu can run, but it can't hide. > > - */ > > struct kvm_cpu_context *host_ctxt; > > > > host_ctxt = kern_hyp_va(vcpu->arch.host_cpu_context); > > - if (!has_vhe()) > > - __debug_save_spe_nvhe(host_ctxt, false); > > + if (cpuid_feature_extract_unsigned_field(read_sysreg(id_aa64dfr0_el1), > > + ID_AA64DFR0_PMSVER_SHIFT)) > > + __debug_save_spe_context(host_ctxt, kvm_arm_spe_v1_ready(vcpu)); > > } > > > > void __hyp_text __debug_save_guest_context(struct kvm_vcpu *vcpu) > > { > > + bool kvm_spe_ready = kvm_arm_spe_v1_ready(vcpu); > > + > > + /* SPE present on this vCPU? */ > > + if (kvm_spe_ready) > > + __debug_save_spe_context(&vcpu->arch.ctxt, kvm_spe_ready); > > } > > > > u32 __hyp_text __kvm_get_mdcr_el2(void) > > diff --git a/include/kvm/arm_spe.h b/include/kvm/arm_spe.h > > index 48d118fdb174..30c40b1bc385 100644 > > --- a/include/kvm/arm_spe.h > > +++ b/include/kvm/arm_spe.h > > @@ -16,4 +16,10 @@ struct kvm_spe { > > bool irq_level; > > }; > > > > +#ifdef CONFIG_KVM_ARM_SPE > > +#define kvm_arm_spe_v1_ready(v) ((v)->arch.spe.ready) > > +#else > > +#define kvm_arm_spe_v1_ready(v) (false) > > +#endif /* CONFIG_KVM_ARM_SPE */ > > + > > #endif /* __ASM_ARM_KVM_SPE_H */ > > -- > > 2.21.0 > >