Received: by 2002:a25:8b91:0:0:0:0:0 with SMTP id j17csp9575100ybl; Thu, 26 Dec 2019 01:26:34 -0800 (PST) X-Google-Smtp-Source: APXvYqxdWbs7GjvVvAE+WT4T20kqlgvnaJ3DnxtXxgj1h1SSQpIvHuqkYONAzwlRnELNGd8RH3O2 X-Received: by 2002:a9d:74c8:: with SMTP id a8mr47238356otl.57.1577352394347; Thu, 26 Dec 2019 01:26:34 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1577352394; cv=none; d=google.com; s=arc-20160816; b=vQDfhsiQZaetAPOBjZqku7l/DNkYAw+HPQ1j36VDfa7lui8MIz44+HHDF/pXx3xEYo BhYRBA/Cvb85WGvjwer9pljSDAc8OQGm+Nds7SY4hpvEpTnizv/uOBOQtmkKjEYpXj6a +dnDh5/yvTgs2Y7h6vdh1/xnyVSASOFcPOY1GY4NdlZMyLrgXzMFLI8y9f52jNsBQ3qy pQOkgclFiYZmfRZ3aDQOsylcChcJdQnWDg7Ykf7ryCScET3mnP//PRKMpmwTxVsmsmYo 2G0RS24jEm8rrC/bqQDNTDHe1fqenJ8rzKvLaoGlI2b2hVx1eiPlsyKZJjbIMjwJsRnc EP3w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:message-id:date:in-reply-to :subject:cc:to:from:user-agent:references:dkim-signature; bh=peWpqXP+RCVG8au9sO9TuXZn9CWcw1T30FsYw+3LN6s=; b=Be4tW4ROzSC8PTEu8AQ/2Xsrm2uLjZbIHq81qGiaqrFb+kWjhW8LC+v0UkH6L4UdUj 6g9t87Ev6XLfYoLBuStCQtKKhfTK8PAVVLY8g3C/sgYNRmwNnE0w0gyh9r4GR119rJvX f5mvL4qXHU/Cs5tQBUCKruCB7y58w02Q7zROIyqC+tkeauXbn8smo/x2zM0IBCJfcg2V GKumYERjzwNkCKXD+GJI/7azTj8uP0CVp1acIvGq9n1kDVgBOadFAVR+rAc+tiUt+Iwo ef0+Nq9+E4rW4xrzbCH7AQn8DFgnov4dZT7dhfyRJii6DGaEj3R3a/hTxswng1gnRgPr qQ5Q== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@baylibre-com.20150623.gappssmtp.com header.s=20150623 header.b=ZEXyS1Y8; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id f15si9521689oib.61.2019.12.26.01.26.22; Thu, 26 Dec 2019 01:26:34 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@baylibre-com.20150623.gappssmtp.com header.s=20150623 header.b=ZEXyS1Y8; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726453AbfLZJZk (ORCPT + 99 others); Thu, 26 Dec 2019 04:25:40 -0500 Received: from mail-wm1-f66.google.com ([209.85.128.66]:36452 "EHLO mail-wm1-f66.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726229AbfLZJZk (ORCPT ); Thu, 26 Dec 2019 04:25:40 -0500 Received: by mail-wm1-f66.google.com with SMTP id p17so5683547wma.1 for ; Thu, 26 Dec 2019 01:25:37 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=baylibre-com.20150623.gappssmtp.com; s=20150623; h=references:user-agent:from:to:cc:subject:in-reply-to:date :message-id:mime-version; bh=peWpqXP+RCVG8au9sO9TuXZn9CWcw1T30FsYw+3LN6s=; b=ZEXyS1Y8ESURMqzSuFHNPIrsVEGjNsoIg+cpNWtfZBy4FxIDLl3CqHc2eDXN6i7PpG lRCN/a48sFrZR5kEaEkIDifXtlv8K+mGZ2RTRb3G3mVSpgYUkw3mJs+MC1+wi18+QT/A c/HgRtkgkrAkXnQ4gvdPS5diEYh5XQtxsf8PRmJ8UruJVVtkX2AzT1MnFv1KaRqzzAc4 bP7u+6W7N2Vh2Om+Fe5O/wcaj1bCdgCTAiCzrutywVRFFNUfyspUmW3G0y3jR+XszNid lU8QCkXyD9+OXrz6v9qkhee6Hl4xw0MGtZf7XL57kSXsNIy8ng748mNNLtZY+zNYhDMM 4i3Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:references:user-agent:from:to:cc:subject :in-reply-to:date:message-id:mime-version; bh=peWpqXP+RCVG8au9sO9TuXZn9CWcw1T30FsYw+3LN6s=; b=pv2uyZP9sP1vceZiSBPO5d44BGj4o7pKgcaXBaq4NsPvDuvNXOF00ptt5GIqtGum5i Xbe5wrDq73uypUDCRB3zkNMmqRnNsdWciGspPXiWBvH01tfDROuXZLnjO3C79yVlVp8K EvjPyh5sPc8dmmtvKjI4+LqmQ2E4iwP5LcZXBq3qq9ojNEkyHMZyuDJVjubpRokpdS6i y3gZ1Cjim5GTvVDRYF/VYpzDgBN1n/OUsSsCBYe/h2uDznEK+2OwlAcTX27SVE6+1MCG FEWF+lSwkZCrAtP7eJQqPHPKpsZSJPXaTyPDMUYKPXZoTtN+9e5W+kvsAdctxh37xlUx 4xHw== X-Gm-Message-State: APjAAAWeINIjq50WHYA7KzdfNKAa6XPct6kATJ/EsJwnJCiY3HsAbSp1 2GNOz8NaJvuilkXoi3XVySN9DA== X-Received: by 2002:a1c:49c2:: with SMTP id w185mr12633724wma.138.1577352337049; Thu, 26 Dec 2019 01:25:37 -0800 (PST) Received: from localhost ([2a01:e0a:1a5:7ee0:1e09:f4bb:719a:3028]) by smtp.gmail.com with ESMTPSA id n3sm29822422wrs.8.2019.12.26.01.25.36 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 26 Dec 2019 01:25:36 -0800 (PST) References: <20191223214529.20377-1-repk@triplefau.lt> <20191223214529.20377-2-repk@triplefau.lt> <20191224163049.GD7304@voidbox> User-agent: mu4e 1.3.3; emacs 26.3 From: Jerome Brunet To: Remi Pommarel , Kishon Vijay Abraham I Cc: Yue Wang , Lorenzo Pieralisi , Andrew Murray , Kevin Hilman , Martin Blumenstingl , Neil Armstrong , linux-kernel@vger.kernel.org, linux-pci@vger.kernel.org, linux-amlogic@lists.infradead.org Subject: Re: [PATCH v2 1/3] phy: amlogic: Add Amlogic AXG MIPI/PCIE PHY Driver In-reply-to: <20191224163049.GD7304@voidbox> Date: Thu, 26 Dec 2019 10:25:35 +0100 Message-ID: <1jfth7phf4.fsf@starbuckisacylon.baylibre.com> MIME-Version: 1.0 Content-Type: text/plain Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Tue 24 Dec 2019 at 17:30, Remi Pommarel wrote: > On Tue, Dec 24, 2019 at 03:40:20PM +0530, Kishon Vijay Abraham I wrote: >> Hi, >> >> On 24/12/19 3:15 AM, Remi Pommarel wrote: >> > This adds support for the MIPI PHY also needed for PCIE found in the >> > Amlogic AXG SoC Family. >> > >> > MIPI or PCIE selection is done by the #phy-cells, making the mode >> > static and exclusive. >> > >> > For now only PCIE fonctionality is supported. >> > >> > This PHY will be used to replace the mipi_enable clock gating logic >> > which was mistakenly added in the clock subsystem. This also activate >> > a non documented band gap bit in those registers that allows reliable >> > PCIE clock signal generation on AXG platforms. >> > >> > Signed-off-by: Remi Pommarel >> > --- >> > drivers/phy/amlogic/Kconfig | 11 ++ >> > drivers/phy/amlogic/Makefile | 1 + >> > drivers/phy/amlogic/phy-meson-axg-mipi-pcie.c | 176 ++++++++++++++++++ >> > 3 files changed, 188 insertions(+) >> > create mode 100644 drivers/phy/amlogic/phy-meson-axg-mipi-pcie.c >> > >> > diff --git a/drivers/phy/amlogic/Kconfig b/drivers/phy/amlogic/Kconfig >> > index af774ac2b934..1eeb75d018e3 100644 >> > --- a/drivers/phy/amlogic/Kconfig >> > +++ b/drivers/phy/amlogic/Kconfig >> > @@ -59,3 +59,14 @@ config PHY_MESON_G12A_USB3_PCIE >> > Enable this to support the Meson USB3 + PCIE Combo PHY found >> > in Meson G12A SoCs. >> > If unsure, say N. >> > + >> > +config PHY_MESON_AXG_MIPI_PCIE >> > + tristate "Meson AXG MIPI + PCIE PHY driver" >> > + default ARCH_MESON >> > + depends on OF && (ARCH_MESON || COMPILE_TEST) >> > + select GENERIC_PHY >> > + select MFD_SYSCON >> > + help >> > + Enable this to support the Meson MIPI + PCIE PHY found >> > + in Meson AXG SoCs. >> > + If unsure, say N. >> > diff --git a/drivers/phy/amlogic/Makefile b/drivers/phy/amlogic/Makefile >> > index 11d1c42ac2be..2167330a0ae8 100644 >> > --- a/drivers/phy/amlogic/Makefile >> > +++ b/drivers/phy/amlogic/Makefile >> > @@ -4,3 +4,4 @@ obj-$(CONFIG_PHY_MESON_GXL_USB2) += phy-meson-gxl-usb2.o >> > obj-$(CONFIG_PHY_MESON_G12A_USB2) += phy-meson-g12a-usb2.o >> > obj-$(CONFIG_PHY_MESON_GXL_USB3) += phy-meson-gxl-usb3.o >> > obj-$(CONFIG_PHY_MESON_G12A_USB3_PCIE) += phy-meson-g12a-usb3-pcie.o >> > +obj-$(CONFIG_PHY_MESON_AXG_MIPI_PCIE) += phy-meson-axg-mipi-pcie.o >> > diff --git a/drivers/phy/amlogic/phy-meson-axg-mipi-pcie.c b/drivers/phy/amlogic/phy-meson-axg-mipi-pcie.c >> > new file mode 100644 >> > index 000000000000..006aa8cdfc47 >> > --- /dev/null >> > +++ b/drivers/phy/amlogic/phy-meson-axg-mipi-pcie.c >> > @@ -0,0 +1,176 @@ >> > +// SPDX-License-Identifier: GPL-2.0 >> > +/* >> > + * Amlogic AXG MIPI + PCIE PHY driver >> > + * >> > + * Copyright (C) 2019 Remi Pommarel >> > + */ >> > +#include >> > +#include >> > +#include >> > +#include >> > +#include >> > +#include >> > + >> > +#define HHI_MIPI_CNTL0 0x00 >> > +#define HHI_MIPI_CNTL0_COMMON_BLOCK GENMASK(31, 28) >> > +#define HHI_MIPI_CNTL0_ENABLE BIT(29) >> > +#define HHI_MIPI_CNTL0_BANDGAP BIT(26) >> > +#define HHI_MIPI_CNTL0_DECODE_TO_RTERM GENMASK(15, 12) >> > +#define HHI_MIPI_CNTL0_OUTPUT_EN BIT(3) >> > + >> > +#define HHI_MIPI_CNTL1 0x01 >> > +#define HHI_MIPI_CNTL1_CH0_CML_PDR_EN BIT(12) >> > +#define HHI_MIPI_CNTL1_LP_ABILITY GENMASK(5, 4) >> > +#define HHI_MIPI_CNTL1_LP_RESISTER BIT(3) >> > +#define HHI_MIPI_CNTL1_INPUT_SETTING BIT(2) >> > +#define HHI_MIPI_CNTL1_INPUT_SEL BIT(1) >> > +#define HHI_MIPI_CNTL1_PRBS7_EN BIT(0) >> > + >> > +#define HHI_MIPI_CNTL2 0x02 >> > +#define HHI_MIPI_CNTL2_CH_PU GENMASK(31, 25) >> > +#define HHI_MIPI_CNTL2_CH_CTL GENMASK(24, 19) >> > +#define HHI_MIPI_CNTL2_CH0_DIGDR_EN BIT(18) >> > +#define HHI_MIPI_CNTL2_CH_DIGDR_EN BIT(17) >> > +#define HHI_MIPI_CNTL2_LPULPS_EN BIT(16) >> > +#define HHI_MIPI_CNTL2_CH_EN(n) BIT(15 - (n)) >> > +#define HHI_MIPI_CNTL2_CH0_LP_CTL GENMASK(10, 1) >> > + >> > +struct phy_axg_mipi_pcie_priv { >> > + struct phy *phy; >> > + unsigned int mode; >> > + struct regmap *regmap; >> > +}; >> > + >> > +static const struct regmap_config phy_axg_mipi_pcie_regmap_conf = { >> > + .reg_bits = 8, >> > + .val_bits = 32, >> > + .reg_stride = 4, >> > + .max_register = HHI_MIPI_CNTL2, >> > +}; >> > + >> > +static int phy_axg_mipi_pcie_power_on(struct phy *phy) >> > +{ >> > + struct phy_axg_mipi_pcie_priv *priv = phy_get_drvdata(phy); >> > + >> > + /* MIPI not supported yet */ >> > + if (priv->mode != PHY_TYPE_PCIE) >> > + return 0; >> > + >> > + regmap_update_bits(priv->regmap, HHI_MIPI_CNTL0, >> > + HHI_MIPI_CNTL0_BANDGAP, HHI_MIPI_CNTL0_BANDGAP); >> > + >> > + regmap_update_bits(priv->regmap, HHI_MIPI_CNTL0, >> > + HHI_MIPI_CNTL0_ENABLE, HHI_MIPI_CNTL0_ENABLE); >> > + return 0; >> > +} >> > + >> > +static int phy_axg_mipi_pcie_power_off(struct phy *phy) >> > +{ >> > + struct phy_axg_mipi_pcie_priv *priv = phy_get_drvdata(phy); >> > + >> > + /* MIPI not supported yet */ >> > + if (priv->mode != PHY_TYPE_PCIE) >> > + return 0; >> > + >> > + regmap_update_bits(priv->regmap, HHI_MIPI_CNTL0, >> > + HHI_MIPI_CNTL0_BANDGAP, 0); >> > + regmap_update_bits(priv->regmap, HHI_MIPI_CNTL0, >> > + HHI_MIPI_CNTL0_ENABLE, 0); >> > + return 0; >> > +} >> > + >> > +static int phy_axg_mipi_pcie_init(struct phy *phy) >> > +{ >> > + return 0; >> > +} >> > + >> > +static int phy_axg_mipi_pcie_exit(struct phy *phy) >> > +{ >> > + return 0; >> > +} >> > + >> > +static const struct phy_ops phy_axg_mipi_pcie_ops = { >> > + .init = phy_axg_mipi_pcie_init, >> > + .exit = phy_axg_mipi_pcie_exit, >> > + .power_on = phy_axg_mipi_pcie_power_on, >> > + .power_off = phy_axg_mipi_pcie_power_off, >> > + .owner = THIS_MODULE, >> > +}; >> > + >> > +static struct phy *phy_axg_mipi_pcie_xlate(struct device *dev, >> > + struct of_phandle_args *args) >> > +{ >> > + struct phy_axg_mipi_pcie_priv *priv = dev_get_drvdata(dev); >> > + unsigned int mode; >> > + >> > + if (args->args_count != 1) { >> > + dev_err(dev, "invalid number of arguments\n"); >> > + return ERR_PTR(-EINVAL); >> > + } >> > + >> > + mode = args->args[0]; >> > + >> > + /* MIPI mode is not supported yet */ >> > + if (mode != PHY_TYPE_PCIE) { >> > + dev_err(dev, "invalid phy mode select argument\n"); >> > + return ERR_PTR(-EINVAL); >> > + } >> > + >> > + priv->mode = mode; >> > + return priv->phy; >> > +} >> > + >> > +static int phy_axg_mipi_pcie_probe(struct platform_device *pdev) >> > +{ >> > + struct phy_provider *pphy; >> > + struct device *dev = &pdev->dev; >> > + struct phy_axg_mipi_pcie_priv *priv; >> > + struct device_node *np = dev->of_node; >> > + int ret; >> > + >> > + priv = devm_kmalloc(dev, sizeof(*priv), GFP_KERNEL); >> > + if (!priv) >> > + return -ENOMEM; >> > + >> > + /* Get the hhi system controller node */ >> > + priv->regmap = syscon_node_to_regmap(of_get_parent(dev->of_node)); >> > + if (IS_ERR(priv->regmap)) { >> > + dev_err(dev, "failed to get HHI regmap\n"); >> > + return PTR_ERR(priv->regmap); >> > + } >> > + >> > + priv->phy = devm_phy_create(dev, np, &phy_axg_mipi_pcie_ops); >> > + if (IS_ERR(priv->phy)) { >> > + ret = PTR_ERR(priv->phy); >> > + if (ret != -EPROBE_DEFER) >> > + dev_err(dev, "failed to create PHY\n"); >> > + return ret; >> > + } >> > + >> > + phy_set_drvdata(priv->phy, priv); >> > + dev_set_drvdata(dev, priv); >> > + pphy = devm_of_phy_provider_register(dev, phy_axg_mipi_pcie_xlate); >> > + >> > + return PTR_ERR_OR_ZERO(pphy); >> > +} >> > + >> > +static const struct of_device_id phy_axg_mipi_pcie_of_match[] = { >> > + { >> > + .compatible = "amlogic,axg-mipi-pcie-phy", >> >> Is there a dt-binding documentation for this? > > There is binding documentation updates for this whole serie but I thought > they were supposed to be sent in separate serie, which is not the case > apparently. Different patches, but same series is recommended ;) > > Thanks,