Received: by 2002:a25:8b91:0:0:0:0:0 with SMTP id j17csp11880013ybl; Sat, 28 Dec 2019 00:35:04 -0800 (PST) X-Google-Smtp-Source: APXvYqwQxVzrsBhonrGoRALZBk7sJsQmzcSWMN3Nyk1mPjYrJr3sA8pFDKC2QS2ru6X/F8HBttoG X-Received: by 2002:a9d:4f18:: with SMTP id d24mr57636271otl.179.1577522103856; Sat, 28 Dec 2019 00:35:03 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1577522103; cv=none; d=google.com; s=arc-20160816; b=JaL+QksKAhfCumOH47wOcpTFZ87LJbYNPDGlaN0q5sZxGNb/LjzGoaEU4ETdDbGVHj O4CYJCZ+5EZBkxN2WL7A+zncJ8b34PgZ4eAJgXFI9/1ZeQI2L05KOFUf3evk5OPe6w9E L4KMICgGS4ANM2ZkBXuRj0hD1OrxYFsetBfGGyl87qqHKZsexFva1E6ZPprlE48ifNqn bfBUfHTYZ73EnbmxoM3CweoUVmQEAUnfkX41GuskjoVbfbVSi10dPQxhzMRSm/He1JdF 3el5aM43ZQoqlPbdwLTiLCbRrtkro+2T0+dHqydglGFeg7u1QLzNKWZzYWOCBm2KfqoK tNMg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding :content-language:in-reply-to:mime-version:user-agent:date :message-id:from:references:cc:to:subject; bh=Bt2bnhQsQ8LQ3svItxbDPk2eN3RH+NSR9iwJsDwEgW4=; b=O74d1rbsINYYbvXSIbh1GAYHl4NKgBP0fA98LcXLB9B4XJJgt6X1VpNXWbkJWylB3a C94efGhef1d3kePwDD2rAX5hvoKSi4WDw84FdvbhhWU8ufHOaq99Ni7LM76SyGmvyVf4 I/0DejpxZdCJlPT20YBLjp4Qwkk6j4A98Xva2Q52v3swhuNCXxsxMtukptsrvmJY0ZcW 4UvIuObMXDZvRoMBx19AKJAkKElY9e9+4Qks7PBo0S75XMx7kW9cMDwar+ZH7/W/ktn9 BWGYwpUIXFTxeJqmr1tLgGWq+0VEFTKeU1H+hnn0iRivaSA/EvZe5dySiNde5ywOSYOH qu3A== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id a10si17468885oia.232.2019.12.28.00.34.28; Sat, 28 Dec 2019 00:35:03 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726248AbfL1IcF (ORCPT + 99 others); Sat, 28 Dec 2019 03:32:05 -0500 Received: from szxga04-in.huawei.com ([45.249.212.190]:8640 "EHLO huawei.com" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S1725999AbfL1IcE (ORCPT ); Sat, 28 Dec 2019 03:32:04 -0500 Received: from DGGEMS406-HUB.china.huawei.com (unknown [172.30.72.58]) by Forcepoint Email with ESMTP id 672594F001B0703750F1; Sat, 28 Dec 2019 16:32:00 +0800 (CST) Received: from [127.0.0.1] (10.57.64.164) by DGGEMS406-HUB.china.huawei.com (10.3.19.206) with Microsoft SMTP Server id 14.3.439.0; Sat, 28 Dec 2019 16:31:54 +0800 Subject: Re: [PATCH] spi: dw: use "smp_mb()" to avoid sending spi data error To: Mark Brown CC: , , , fengsheng , Xinwei Kong References: <1577352088-35856-1-git-send-email-kong.kongxinwei@hisilicon.com> <20191227002239.GH27497@sirena.org.uk> From: kongxinwei Message-ID: Date: Sat, 28 Dec 2019 16:31:53 +0800 User-Agent: Mozilla/5.0 (Windows NT 6.1; WOW64; rv:60.0) Gecko/20100101 Thunderbird/60.8.0 MIME-Version: 1.0 In-Reply-To: <20191227002239.GH27497@sirena.org.uk> Content-Type: text/plain; charset="windows-1252" Content-Language: en-US Content-Transfer-Encoding: 7bit X-Originating-IP: [10.57.64.164] X-CFilter-Loop: Reflected Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 2019/12/27 8:22, Mark Brown wrote: > On Thu, Dec 26, 2019 at 05:21:28PM +0800, Xinwei Kong wrote: >> this patch will add memory barrier to ensure this "struct dw_spi *dws" >> to complete data setting before enabling this SPI hardware interrupt. >> eg: >> it will fix to this following low possibility error in testing environment >> which using SPI control to connect TPM Modules > >> --- a/drivers/spi/spi-dw.c >> +++ b/drivers/spi/spi-dw.c >> @@ -288,6 +288,8 @@ static int dw_spi_transfer_one(struct spi_controller *master, >> dws->rx_end = dws->rx + transfer->len; >> dws->len = transfer->len; >> >> + smp_mb(); >> + >> spi_enable_chip(dws, 0); > > I'd be much more comfortable here if I understood what this was > supposed to be syncing - what exactly gets flushed here and why > is a memory barrier enough to ensure it's synced? A comment in > the code would be especially good so anyone modifying the code > understands this in future. > Because of out-of-order execution about some CPU architecture, In this debug stage we find Completing spi interrupt enable -> prodrucing TXEI interrupt -> running "interrupt_transfer" function will prior to set "dw->rx and dws->rx_end" data, so it will result in SPI sending error