Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Date:   Sat, 4 Jan 2020 20:02:28 +0800
From:   kbuild test robot <lkp@intel.com>
To:     Sricharan R <sricharan@codeaurora.org>
Cc:     kbuild-all@lists.01.org, sricharan@codeaurora.org,
        agross@kernel.org, devicetree@vger.kernel.org,
        linus.walleij@linaro.org, linux-arm-kernel@lists.infradead.org,
        linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org,
        linux-gpio@vger.kernel.org, linux-kernel@vger.kernel.org,
        linux-soc@vger.kernel.org, robh+dt@kernel.org, sboyd@kernel.org,
        sivaprak@codeaurora.org
Subject: [RFC PATCH] clk: qcom: lpass_core_axim_clk_src can be static
Message-ID: <20200104120228.brohuapo4d632jcq@f53c9c00458a>
References: <1578050744-3761-3-git-send-email-sricharan@codeaurora.org>
MIME-Version: 1.0
Content-Type: text/plain; charset=us-ascii
Content-Disposition: inline
In-Reply-To: <1578050744-3761-3-git-send-email-sricharan@codeaurora.org>
User-Agent: NeoMutt/20170113 (1.7.2)
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk


Fixes: ac86608aeb82 ("clk: qcom: Add ipq6018 Global Clock Controller support")
Signed-off-by: kbuild test robot <lkp@intel.com>
---
 gcc-ipq6018.c |   10 +++++-----
 1 file changed, 5 insertions(+), 5 deletions(-)

diff --git a/drivers/clk/qcom/gcc-ipq6018.c b/drivers/clk/qcom/gcc-ipq6018.c
index a3597f46ad017..3f9c2f61a5d93 100644
--- a/drivers/clk/qcom/gcc-ipq6018.c
+++ b/drivers/clk/qcom/gcc-ipq6018.c
@@ -2620,7 +2620,7 @@ static const struct freq_tbl ftbl_lpass_core_axim_clk_src[] = {
 	{ }
 };
 
-struct clk_rcg2 lpass_core_axim_clk_src = {
+static struct clk_rcg2 lpass_core_axim_clk_src = {
 	.cmd_rcgr = 0x1F020,
 	.freq_tbl = ftbl_lpass_core_axim_clk_src,
 	.hid_width = 5,
@@ -2639,7 +2639,7 @@ static const struct freq_tbl ftbl_lpass_snoc_cfg_clk_src[] = {
 	{ }
 };
 
-struct clk_rcg2 lpass_snoc_cfg_clk_src = {
+static struct clk_rcg2 lpass_snoc_cfg_clk_src = {
 	.cmd_rcgr = 0x1F040,
 	.freq_tbl = ftbl_lpass_snoc_cfg_clk_src,
 	.hid_width = 5,
@@ -2658,7 +2658,7 @@ static const struct freq_tbl ftbl_lpass_q6_axim_clk_src[] = {
 	{ }
 };
 
-struct clk_rcg2 lpass_q6_axim_clk_src = {
+static struct clk_rcg2 lpass_q6_axim_clk_src = {
 	.cmd_rcgr = 0x1F008,
 	.freq_tbl = ftbl_lpass_q6_axim_clk_src,
 	.hid_width = 5,
@@ -2671,13 +2671,13 @@ struct clk_rcg2 lpass_q6_axim_clk_src = {
 	},
 };
 
-struct freq_tbl ftbl_rbcpr_wcss_clk_src[] = {
+static struct freq_tbl ftbl_rbcpr_wcss_clk_src[] = {
 	F(24000000, P_XO, 1, 0, 0),
 	F(50000000, P_GPLL0, 16, 0, 0),
 	{ }
 };
 
-struct clk_rcg2 rbcpr_wcss_clk_src = {
+static struct clk_rcg2 rbcpr_wcss_clk_src = {
 	.cmd_rcgr = 0x3a00c,
 	.freq_tbl = ftbl_rbcpr_wcss_clk_src,
 	.hid_width = 5,