Received: by 2002:a25:8b91:0:0:0:0:0 with SMTP id j17csp22177746ybl;
        Mon, 6 Jan 2020 20:17:47 -0800 (PST)
X-Google-Smtp-Source: APXvYqxzWaY1w2jFKloyt85Hn13hgqWdl5rpNn6fpF1RoLExAYOQJYuOpS9PkmLO8OBmU0BKy+iQ
X-Received: by 2002:a05:6830:151a:: with SMTP id k26mr104266339otp.74.1578370667073;
        Mon, 06 Jan 2020 20:17:47 -0800 (PST)
ARC-Seal: i=1; a=rsa-sha256; t=1578370667; cv=none;
        d=google.com; s=arc-20160816;
        b=B8ja8e7nEwKQppw6WclmC18MEMMV/j2poZZwcIFNxwefuI170hAoTNcdYekjQksN1v
         BRA9AVc0KlzDLuwquf6Ugp9cGFP8n5yvoBP2NFj0hPFJ46BETcTD0OXbqbGgaC5UVT+T
         OyEP4912lnI5I+f1MADwmNsoyJw9x473vMXYrGvh+H7MOolptpqsQcu9d71UNsQixG+t
         lpf0ZKtVSTwYL5RNtLlNMmGVYLXYAnN8zIMauWRW78AWr4ArpEcdvdi3l1NWaVT2YM+x
         u02kypvO0bP3pzptxPnEQYYNr/e2RlCuD30d4WMay0sPzJl58bU9ACDYwf/adz4Cvc2X
         EfdA==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:dkim-signature:mime-version:references
         :in-reply-to:message-id:date:subject:cc:to:from;
        bh=SVw0z7VvyH8xZGJohgA/Uv/IgF0lsEigsqZQ/UWw8Bs=;
        b=Le/LaPjTrwSBXOPNTYAwTcWmRCP3/zvnv8LgdB1EAb/eFbxYgzGmYKDvEF2EPtVXxF
         LN+3MlRaN2xlVKoUdIFaWMJnRy+LPtkJxyRhNFEMJ/Cz6WSIxUFuLdTsXY4Qj+oGFgHB
         GE5LptRxBN88og9SBaenbH1aHYukX8aBP1a4A5+rIYxuwalgCMoQ2Sf+6aSS4j6bNfNA
         gpYkLK20v5kaQc1jfwisWBRf8euyMdwybGr3ixsd8VQcjROaqsDm8kTKi5PFcFeMu8FI
         aUAUmklM0095N+9b6ygrcYw3taiqhcAx8Q+iS9bt3c5endLflVTLta4ZxDECRYQ3i6cR
         cwRw==
ARC-Authentication-Results: i=1; mx.google.com;
       dkim=pass header.i=@nvidia.com header.s=n1 header.b=EtR7HH4v;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com
Return-Path: <linux-kernel-owner@vger.kernel.org>
Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67])
        by mx.google.com with ESMTP id v25si33145902ote.261.2020.01.06.20.17.35;
        Mon, 06 Jan 2020 20:17:47 -0800 (PST)
Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Authentication-Results: mx.google.com;
       dkim=pass header.i=@nvidia.com header.s=n1 header.b=EtR7HH4v;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1727612AbgAGEPj (ORCPT <rfc822;bowenwang.tinker@gmail.com>
        + 99 others); Mon, 6 Jan 2020 23:15:39 -0500
Received: from hqnvemgate26.nvidia.com ([216.228.121.65]:4681 "EHLO
        hqnvemgate26.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1727591AbgAGEOa (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Mon, 6 Jan 2020 23:14:30 -0500
Received: from hqpgpgate101.nvidia.com (Not Verified[216.228.121.13]) by hqnvemgate26.nvidia.com (using TLS: TLSv1.2, DES-CBC3-SHA)
        id <B5e1405940000>; Mon, 06 Jan 2020 20:14:12 -0800
Received: from hqmail.nvidia.com ([172.20.161.6])
  by hqpgpgate101.nvidia.com (PGP Universal service);
  Mon, 06 Jan 2020 20:14:29 -0800
X-PGP-Universal: processed;
        by hqpgpgate101.nvidia.com on Mon, 06 Jan 2020 20:14:29 -0800
Received: from HQMAIL111.nvidia.com (172.20.187.18) by HQMAIL101.nvidia.com
 (172.20.187.10) with Microsoft SMTP Server (TLS) id 15.0.1473.3; Tue, 7 Jan
 2020 04:14:28 +0000
Received: from hqnvemgw03.nvidia.com (10.124.88.68) by HQMAIL111.nvidia.com
 (172.20.187.18) with Microsoft SMTP Server (TLS) id 15.0.1473.3 via Frontend
 Transport; Tue, 7 Jan 2020 04:14:29 +0000
Received: from skomatineni-linux.nvidia.com (Not Verified[10.2.171.88]) by hqnvemgw03.nvidia.com with Trustwave SEG (v7,5,8,10121)
        id <B5e1405a40000>; Mon, 06 Jan 2020 20:14:28 -0800
From:   Sowjanya Komatineni <skomatineni@nvidia.com>
To:     <skomatineni@nvidia.com>, <thierry.reding@gmail.com>,
        <jonathanh@nvidia.com>, <broonie@kernel.org>,
        <lgirdwood@gmail.com>, <perex@perex.cz>, <tiwai@suse.com>,
        <digetx@gmail.com>, <mperttunen@nvidia.com>,
        <gregkh@linuxfoundation.org>, <sboyd@kernel.org>,
        <robh+dt@kernel.org>, <mark.rutland@arm.com>
CC:     <pdeschrijver@nvidia.com>, <pgaikwad@nvidia.com>,
        <spujar@nvidia.com>, <josephl@nvidia.com>,
        <daniel.lezcano@linaro.org>, <mmaddireddy@nvidia.com>,
        <markz@nvidia.com>, <devicetree@vger.kernel.org>,
        <linux-clk@vger.kernel.org>, <linux-tegra@vger.kernel.org>,
        <linux-kernel@vger.kernel.org>
Subject: [PATCH v6 07/19] dt-bindings: soc: tegra-pmc: Add id for Tegra PMC 32KHz blink clock
Date:   Mon, 6 Jan 2020 20:14:06 -0800
Message-ID: <1578370458-3686-8-git-send-email-skomatineni@nvidia.com>
X-Mailer: git-send-email 2.7.4
In-Reply-To: <1578370458-3686-1-git-send-email-skomatineni@nvidia.com>
References: <1578370458-3686-1-git-send-email-skomatineni@nvidia.com>
X-NVConfidentiality: public
MIME-Version: 1.0
Content-Type: text/plain
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nvidia.com; s=n1;
        t=1578370452; bh=SVw0z7VvyH8xZGJohgA/Uv/IgF0lsEigsqZQ/UWw8Bs=;
        h=X-PGP-Universal:From:To:CC:Subject:Date:Message-ID:X-Mailer:
         In-Reply-To:References:X-NVConfidentiality:MIME-Version:
         Content-Type;
        b=EtR7HH4vOjR2mw+jtk0zN4hdIzCCqPAWkq+EaKnKunOVZRqAMRgu/tnkIEzK1DoCI
         Ose5xhrAEGzoezRKmyyI/1xQGQTv8E3j5aclenG7ks42oz1+I4dSMzI3tJJ5t3Z8Bc
         qMkGr4ZpZFi+Yoau6TwTW7AV+dWODw21IYVOPseIb8xd64KQV/OAyStr5SkHPayyDX
         W6yfv1uRA+HGOwwL4GIuo2DO9Dq7uHTA4COS6KtSN35QMtsIbCwyjiPjLy5HF5yPOn
         Zaiz2D5L+Rp37BVP7hB/p/7kP7UudKxHmnpoeaEZS3TKZqvTvlpBVq/uU6x4Tv6Dvz
         +nnh3PS+7PncQ==
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

Tegra PMC has blink functionality that allows 32KHz clock out to
blink pin of the Tegra.

This patch adds id for this blink clock to use for enabling or
disabling blink output through device tree.

Acked-by: Rob Herring <robh@kernel.org>
Signed-off-by: Sowjanya Komatineni <skomatineni@nvidia.com>
---
 Documentation/devicetree/bindings/arm/tegra/nvidia,tegra20-pmc.yaml | 2 ++
 include/dt-bindings/soc/tegra-pmc.h                                 | 3 ++-
 2 files changed, 4 insertions(+), 1 deletion(-)

diff --git a/Documentation/devicetree/bindings/arm/tegra/nvidia,tegra20-pmc.yaml b/Documentation/devicetree/bindings/arm/tegra/nvidia,tegra20-pmc.yaml
index 5b5c42a00264..f17bb353f65e 100644
--- a/Documentation/devicetree/bindings/arm/tegra/nvidia,tegra20-pmc.yaml
+++ b/Documentation/devicetree/bindings/arm/tegra/nvidia,tegra20-pmc.yaml
@@ -44,6 +44,8 @@ properties:
     const: 1
     description:
       Tegra PMC has clk_out_1, clk_out_2, and clk_out_3.
+      PMC also has blink control which allows 32Khz clock output to
+      Tegra blink pad.
       Consumer of PMC clock should specify the desired clock by having
       the clock ID in its "clocks" phandle cell with pmc clock provider.
       See include/dt-bindings/soc/tegra-pmc.h for the list of Tegra PMC
diff --git a/include/dt-bindings/soc/tegra-pmc.h b/include/dt-bindings/soc/tegra-pmc.h
index f7c866404456..a99a457471ee 100644
--- a/include/dt-bindings/soc/tegra-pmc.h
+++ b/include/dt-bindings/soc/tegra-pmc.h
@@ -9,7 +9,8 @@
 #define TEGRA_PMC_CLK_OUT_1		0
 #define TEGRA_PMC_CLK_OUT_2		1
 #define TEGRA_PMC_CLK_OUT_3		2
+#define TEGRA_PMC_CLK_BLINK		3
 
-#define TEGRA_PMC_CLK_MAX		3
+#define TEGRA_PMC_CLK_MAX		4
 
 #endif	/* _DT_BINDINGS_SOC_TEGRA_PMC_H */
-- 
2.7.4