Received: by 2002:a25:8b91:0:0:0:0:0 with SMTP id j17csp159441ybl; Tue, 7 Jan 2020 04:04:43 -0800 (PST) X-Google-Smtp-Source: APXvYqxWnWlOnma5UKV2SGX+bVdNjs6pM2V4QTfaZSOSNuPASSEC07Psh4t7pWPCtdYKng99JA6H X-Received: by 2002:a54:4e96:: with SMTP id c22mr7192331oiy.110.1578398683410; Tue, 07 Jan 2020 04:04:43 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1578398683; cv=none; d=google.com; s=arc-20160816; b=vej8VAf6QadgKZE9s6LCfpxSF/hnGHyUzrA+IdiYbikRXUMnMxs0y8PFOedE7FBDE+ Plsu2fytD00nAr/kHvcRTfvLxUW+D1nIhS6/Wb3fw4WYkLEk4Ep0xQvT1OlxnuQAeo4V tq5WLN1sf5ud0U8CJeHBI94ALoWGNwvbK3d/3DLCgEEtkTTqn/g7vng1JSFRIroale7k YcA0xlGT8OKI64A3zO3cks+5cld6j42OjAY6r0YC0sb6en4WO8BGqwVDJOpps5BsPs/g 2uHw+v6xTwNhiyVF03Gmw9oiNwfq/u3pQ1qD7p0Jf0CNMDCfHx3jI0Z2HD4y5EJKSSUo FeMQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:in-reply-to:content-disposition :mime-version:references:message-id:subject:cc:to:from:date :dkim-signature; bh=+8uJ2RnnG4Z3ibm+ggbPS9u+gz2yO//TyU+wBHk0X9g=; b=nsC/chzhjHJnhyjMMBMi+THezc/6UXm78A/HBbqwoCzdmGAd3ARnyAifNFl78O5HCj 2kXh0nz0RaMEVzH1dRW4EEz5MCT6SNfOSBMoBNletzYJdZL9TFP8mv31yLSU7WckO0ng OSxjWMA8JCvW74FbzLvWpPj7eV4Z5Zyj4x3vNkHMzJhNZKfSfecSwp34iLAGmMLNSjf8 NaVl/yiWNYFt3Oeruyv2AJl7bASVI/LjYyNmMtQvVxBAF4P4Vv1JrHl8LOhYmI4RnEc1 PPhN4VGZ98cf/5eJTMBG9/ZnBapgpb0nrZXAImtcMI5in5wjx8Mk+/4va8aH3HN+gFjt wjpg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass (test mode) header.i=@onstation.org header.s=default header.b=GA0fdnhn; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id r14si31450752oic.12.2020.01.07.04.04.28; Tue, 07 Jan 2020 04:04:43 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass (test mode) header.i=@onstation.org header.s=default header.b=GA0fdnhn; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728008AbgAGMDT (ORCPT + 99 others); Tue, 7 Jan 2020 07:03:19 -0500 Received: from onstation.org ([52.200.56.107]:59186 "EHLO onstation.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726690AbgAGMDT (ORCPT ); Tue, 7 Jan 2020 07:03:19 -0500 Received: from localhost (c-98-239-145-235.hsd1.wv.comcast.net [98.239.145.235]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) (Authenticated sender: masneyb) by onstation.org (Postfix) with ESMTPSA id C829B3EE6F; Tue, 7 Jan 2020 12:03:17 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=onstation.org; s=default; t=1578398598; bh=G1NgPRmqbaXrZt93MHof7xiFvsWe6mnmfknmDsCSABw=; h=Date:From:To:Cc:Subject:References:In-Reply-To:From; b=GA0fdnhnOSDm5j34rjSDsYJaMexcgJedMapRAkvYbkjiOTfLhhDYqXNnvO57AAsK1 kDxUvPA5pzm4TWkzT+gSXhXnYN7pB+YqvFyQvCrwhdx59Vi9S1z2O4Pnc+JBa1MprS bu2enSjcwniB+kfLJFfY8gNVtjf6Ew9/NeesMMq0= Date: Tue, 7 Jan 2020 07:03:17 -0500 From: Brian Masney To: Stephen Boyd Cc: dmitry.torokhov@gmail.com, robh+dt@kernel.org, mark.rutland@arm.com, agross@kernel.org, bjorn.andersson@linaro.org, mturquette@baylibre.com, linux-input@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org Subject: Re: [PATCH 4/7] dt-bindings: Input: introduce new clock vibrator bindings Message-ID: <20200107120317.GB8083@onstation.org> References: <20191205002503.13088-1-masneyb@onstation.org> <20191205002503.13088-5-masneyb@onstation.org> <20200105083534.01EB12071A@mail.kernel.org> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20200105083534.01EB12071A@mail.kernel.org> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Sun, Jan 05, 2020 at 12:35:33AM -0800, Stephen Boyd wrote: > Quoting Brian Masney (2019-12-04 16:25:00) > > +examples: > > + - | > > + #include > > + #include > > + > > + vibrator { > > + compatible = "clk-vibrator"; > > + > > + vcc-supply = <&pm8941_l19>; > > + > > + clocks = <&mmcc CAMSS_GP1_CLK>; > > + clock-names = "core"; > > + clock-frequency = <24000>; > > + > > + enable-gpios = <&msmgpio 60 GPIO_ACTIVE_HIGH>; > > + > > + pinctrl-names = "default"; > > + pinctrl-0 = <&vibrator_pin>; > > I'm still trying to wrap my head around this. I think we can have a pwm > provider in a clk controller node (so imagine &mmcc has #pwm-cells) and > then this 'clk-vibrator' binding wouldn't exist? Instead we would have > some sort of binding for a device that expects a pwm and whatever else > is required, like the enable gpio and power supply. Is there an actual > hardware block that is this way? Does it have a real product id and is > made by some company? Right now this looks a little too generic to not > just be a catch-all for something that buzzes. So have some of the Qualcomm clocks like this one register with both the clk and the pwm frameworks? I feel that approach would better represent the hardware in device tree. If we did that, then the pwm-vibra driver in the input subsystem could be used. Brian