Received: by 2002:a25:8b91:0:0:0:0:0 with SMTP id j17csp329885ybl; Tue, 7 Jan 2020 20:26:15 -0800 (PST) X-Google-Smtp-Source: APXvYqx7su4PQxXfwH7ZA8kP9cWUcmaheAzAKu5O+maGCxoZaKa1+OzDFAUBploejhF/PRWU5hTo X-Received: by 2002:a9d:24ea:: with SMTP id z97mr2752670ota.345.1578457575263; Tue, 07 Jan 2020 20:26:15 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1578457575; cv=none; d=google.com; s=arc-20160816; b=SGAMApi2151CA54fofuAWKXakbGZPK523IPCf68u4MtcxP56cYGvcvajESNSLeG4Bj x0wH05gelJEf6wPgvU3aaoVyq5B6cwea27Q7aCg6WNJ5i6M2oOFsGb9W21qNJwNRFGCo AuQ/wd5MLu18/903GGnQvmodlNMNjQEUHkJdIwEmXU14XCFL69tVnUEuGitqpAcLNMkv P5GHG9REVn3BzW4IaEtAjKDCIbF2DBisrfuBVfO6q3QfmV49YU1de/84exvDPcABBeXF mCHIsgjVfIwVbUkYJ5G2ITtg4uXxeqr620gjK5VtGXKGKb6f+sgHu6DdgLRCV5/HAMlA ZNkg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:dkim-signature:mime-version:message-id :date:subject:cc:to:from; bh=vTnJ6UV6D8N/iqnZQiwmRsdOZFb6A/xn5C+ozGxR8hA=; b=rqfMMY07Kjd9bWgB4DT05ikUBSKFH3HfZ/wXk0c9Gmnwh4HC4lZi4rzrqMFR1Agc6q OY5gDvkXFNY4a4DyOCN4GLzGYrvKaUGgOQJ+Wq5NAJn1mPo3ClNn1kjyczlW+dInSzFH HEfErdNHX5p+nm4sxbatpcPYT2A0h4Pno3NjKTSoiBN0wdDnPC0ZXLtNeH/PVm5CpaKg o6FZWkM3AJyN8LUK3Gm7qnZ6B01T29Dbplhd1vd9O0OWKyTb+NlBU3bUA6lXfC5AI0VK zNXuORU7WX/MKpiE/429QfedfSe5uiarqJqcCUM8KGdUfaceAQFHb0aGPeGnZlDfnKEt 5uRA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b=H6wbMbmB; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id q2si1156715oti.273.2020.01.07.20.26.03; Tue, 07 Jan 2020 20:26:15 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b=H6wbMbmB; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726757AbgAHEZX (ORCPT + 99 others); Tue, 7 Jan 2020 23:25:23 -0500 Received: from hqnvemgate26.nvidia.com ([216.228.121.65]:12464 "EHLO hqnvemgate26.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726146AbgAHEZX (ORCPT ); Tue, 7 Jan 2020 23:25:23 -0500 Received: from hqpgpgate101.nvidia.com (Not Verified[216.228.121.13]) by hqnvemgate26.nvidia.com (using TLS: TLSv1.2, DES-CBC3-SHA) id ; Tue, 07 Jan 2020 20:25:03 -0800 Received: from hqmail.nvidia.com ([172.20.161.6]) by hqpgpgate101.nvidia.com (PGP Universal service); Tue, 07 Jan 2020 20:25:20 -0800 X-PGP-Universal: processed; by hqpgpgate101.nvidia.com on Tue, 07 Jan 2020 20:25:20 -0800 Received: from HQMAIL111.nvidia.com (172.20.187.18) by HQMAIL105.nvidia.com (172.20.187.12) with Microsoft SMTP Server (TLS) id 15.0.1473.3; Wed, 8 Jan 2020 04:25:20 +0000 Received: from rnnvemgw01.nvidia.com (10.128.109.123) by HQMAIL111.nvidia.com (172.20.187.18) with Microsoft SMTP Server (TLS) id 15.0.1473.3 via Frontend Transport; Wed, 8 Jan 2020 04:25:20 +0000 Received: from skomatineni-linux.nvidia.com (Not Verified[10.2.162.131]) by rnnvemgw01.nvidia.com with Trustwave SEG (v7,5,8,10121) id ; Tue, 07 Jan 2020 20:25:19 -0800 From: Sowjanya Komatineni To: , , , , , , , , , , , , CC: , , , , , , , , , , Subject: [PATCH v7 00/21] Move PMC clocks into Tegra PMC driver Date: Tue, 7 Jan 2020 20:24:54 -0800 Message-ID: <1578457515-3477-1-git-send-email-skomatineni@nvidia.com> X-Mailer: git-send-email 2.7.4 X-NVConfidentiality: public MIME-Version: 1.0 Content-Type: text/plain DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nvidia.com; s=n1; t=1578457503; bh=vTnJ6UV6D8N/iqnZQiwmRsdOZFb6A/xn5C+ozGxR8hA=; h=X-PGP-Universal:From:To:CC:Subject:Date:Message-ID:X-Mailer: X-NVConfidentiality:MIME-Version:Content-Type; b=H6wbMbmB7EHDRXjf4EWrKaadwkjDY41iUkfzVmL6RF+y7LMf+Y2dWDwkUgJBlABNg D/524xWmkstgCAqBeLdXYXxSxNENcLen/iIVgLQ7F6vPjPOvpmmSKrrjd1HZB6gjYw kcO5xfkQdihMHbg4WG2C+/qTn8/0SrpArDLk1GUJBgRAbX/GPG5nd3FYz0ys9H1zTS kYC+IBvpMMatWx/jTdzvcgbIQq/bbhNdpC9+HE5Fr1wCPM8WeBPPug1dIbtm4zFWh0 S2Qr/6/btUApkKqPlhJtoC2a3AaY234ILxGWb1PEdwPL8cFysEzTpUqovBt3PoQG5/ 4z8eZAWvifBaQ== Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This patch series moves Tegra PMC clocks from clock driver to pmc driver along with the device trees changes and audio driver which uses one of the pmc clock for audio mclk. Tegra PMC has clk_out_1, clk_out_2, clk_out_3 and blink controls which are currently registered by Tegra clock driver using clk_regiser_mux and clk_register_gate which performs direct Tegra PMC register access. When Tegra PMC is in secure mode, any access from non-secure world will not go through. This patch series adds these Tegra PMC clocks and blink controls to Tegra PMC driver with PMC as clock provider and removes them from Tegra clock driver. PMC clock clk_out_1 is dedicated for audio mclk from Tegra30 thru Tegra210 and clock driver does inital parent configuration for it and enables them. But this clock should be taken care by audio driver as there is no need to have this clock pre enabled. So, this series also includes patch that updates ASoC driver to take care of parent configuration for mclk if device tree don't specify initial parent configuration using assigned-clock-parents and controls audio mclk enable/disable during ASoC machine startup and shutdown. DTs are also updated to use clk_out_1 as audio mclk rather than extern1. This series also includes a patch for mclk fallback to extern1 when retrieving mclk fails to have this backward compatible of new DT with old kernels. [v7]: Changes between v7 and v7 are - v6 minor feedback - Added DT id for Tegra OSC to use in device tree for pmc clock parent. [v6]: Changes between v5 and v6 are - v5 feedback - Added ASoC machine startup and shutdown callbacks to control audio mclk enable/disable and removed default mclk enable from clock driver. - Updated tegra_asoc_utils_set_rate to disable mclk only during PLLA rate change and removed disabling PLLA as its already taken care by pll clock driver. - Removed tegra_asoc_utils_set_rate call from utils_init as set_rate is set during machine hw_params and during utils_init mclk is already in disabled state and this causes warning during mclk disable in utils_set_rate. [v5]: Changes between v4 and v5 are - v4 feedback - updated dt-binding pmc YAML schema with more description on power gate nodes and pad configuration state nodes. - update tegra_asoc_utils_set_rate to disable audio mclk only if its in enable state. [v4]: Changes between v3 and v4 are - v3 Feedback - Updated clocks clk_m_div2 and clk_m_div4 as osc_div2 and osc_div4. Tegra don't have clk_m_div2, clk_m_div4 and they should actually be osc_div2 and osc_div4 clocks from osc pads. - Fixed PMC clock parents to use osc, osc_div2, osc_div4. - Register each PMC clock as single clock rather than separate mux and gate clocks. - Update ASoC utils to use resource managed APIs rather than using clk_get and clk_put. - Updated device tree and ASoC driver to use clk_out_1 instead of clk_out_1_mux as PMC clocks are registered as single clock. - Update clock driver init_table to not enable audio related clocks as ASoC utils will do audio clock enables. [v3]: Changes between v2 and v3 are - Removes set parent of clk_out_1_mux to extern1 and enabling extern1 from the clock driver. - Doesn't enable clk_out_1 and blink by default in pmc driver - Updates ASoC driver to take care of audio mclk parent configuration incase if device tree don't specify assigned clock parent properties and enables mclk using both clk_out_1 and extern1. - updates all device trees using extern1 as mclk in sound node to use clk_out_1 from pmc. - patch for YAML format pmc dt-binding - Includes v2 feedback [v2]: Changes between v1 and v2 are - v2 includes patches for adding clk_out_1, clk_out_2, clk_out_3, blink controls to Tegra PMC driver and removing clk-tegra-pmc. - feedback related to pmc clocks in Tegra PMC driver from v1 - Removed patches for WB0 PLLM overrides and PLLE IDDQ PMC programming by the clock driver using helper functions from Tegra PMC. Note: To use helper functions from PMC driver, PMC early init need to happen prior to using helper functions and these helper functions are for PLLM Override and PLLE IDDQ programming in PMC during PLLM/PLLE clock registration which happen in clock_init prior to Tegra PMC probe. Moving PLLM/PLLE clocks registration to happen after Tegra PMC impacts other clocks EMC, MC and corresponding tegra_emc_init and tegra_mc_init. This implementation of configuring PMC registers thru helper functions in clock driver needs proper changes across PMC, Clock, EMC and MC inits to have it work across all Tegra platforms. Currently PLLM Override is not enabled in the bootloader so proper patches for this fix will be taken care separately. [v1]: v1 includes patches for below fixes. - adding clk_out_1, clk_out_2, clk_out_3, blink controls to Tegra PMC driver and removing clk-tegra-pmc. - updated clock provider from tegra_car to pmc in the device tree tegra210-smaug.dts that uses clk_out_2. - Added helper functions in PMC driver for WB0 PLLM overrides and PLLE IDDQ programming to use by clock driver and updated clock driver to use these helper functions and removed direct PMC access from clock driver and all pmc base address references in clock driver. Sowjanya Komatineni (21): dt-bindings: clock: tegra: Change CLK_M_DIV to OSC_DIV clocks clk: tegra: Change CLK_M_DIV clocks to OSC_DIV clocks dt-bindings: clock: tegra: Add DT id for OSC clock clk: tegra: Add Tegra OSC to clock lookup clk: tegra: Fix Tegra PMC clock out parents dt-bindings: tegra: Convert Tegra PMC bindings to YAML dt-bindings: soc: tegra-pmc: Add Tegra PMC clock bindings soc: tegra: Add Tegra PMC clocks registration into PMC driver dt-bindings: soc: tegra-pmc: Add id for Tegra PMC 32KHz blink clock soc: tegra: Add support for 32KHz blink clock clk: tegra: Remove tegra_pmc_clk_init along with clk ids dt-bindings: clock: tegra: Remove pmc clock ids from clock dt-bindings ASoC: tegra: Use device managed resource APIs to get the clock ASoC: tegra: Add audio mclk configuration ASoC: tegra: Add fallback implementation for audio mclk clk: tegra: Remove audio related clock enables from init_table ARM: dts: tegra: Add clock-cells property to pmc arm64: tegra: Add clock-cells property to Tegra PMC node ARM: tegra: Update sound node clocks in device tree arm64: tegra: smaug: Change clk_out_2 provider to pmc ASoC: nau8825: change Tegra clk_out_2 provider to tegra_pmc .../bindings/arm/tegra/nvidia,tegra20-pmc.txt | 300 ----------------- .../bindings/arm/tegra/nvidia,tegra20-pmc.yaml | 354 +++++++++++++++++++++ .../devicetree/bindings/sound/nau8825.txt | 2 +- arch/arm/boot/dts/tegra114-dalmore.dts | 8 +- arch/arm/boot/dts/tegra114.dtsi | 4 +- arch/arm/boot/dts/tegra124-apalis-v1.2.dtsi | 8 +- arch/arm/boot/dts/tegra124-apalis.dtsi | 8 +- arch/arm/boot/dts/tegra124-jetson-tk1.dts | 8 +- arch/arm/boot/dts/tegra124-nyan.dtsi | 8 +- arch/arm/boot/dts/tegra124-venice2.dts | 8 +- arch/arm/boot/dts/tegra124.dtsi | 4 +- arch/arm/boot/dts/tegra20.dtsi | 4 +- arch/arm/boot/dts/tegra30-apalis-v1.1.dtsi | 8 +- arch/arm/boot/dts/tegra30-apalis.dtsi | 8 +- arch/arm/boot/dts/tegra30-beaver.dts | 8 +- arch/arm/boot/dts/tegra30-cardhu.dtsi | 8 +- arch/arm/boot/dts/tegra30-colibri.dtsi | 8 +- arch/arm/boot/dts/tegra30.dtsi | 4 +- arch/arm64/boot/dts/nvidia/tegra132.dtsi | 4 +- arch/arm64/boot/dts/nvidia/tegra210-smaug.dts | 2 +- arch/arm64/boot/dts/nvidia/tegra210.dtsi | 6 +- drivers/clk/tegra/Makefile | 1 - drivers/clk/tegra/clk-id.h | 12 +- drivers/clk/tegra/clk-tegra-fixed.c | 37 ++- drivers/clk/tegra/clk-tegra-pmc.c | 122 ------- drivers/clk/tegra/clk-tegra114.c | 43 +-- drivers/clk/tegra/clk-tegra124.c | 48 ++- drivers/clk/tegra/clk-tegra20.c | 9 +- drivers/clk/tegra/clk-tegra210.c | 32 +- drivers/clk/tegra/clk-tegra30.c | 33 +- drivers/clk/tegra/clk.h | 1 - drivers/soc/tegra/pmc.c | 352 ++++++++++++++++++++ include/dt-bindings/clock/tegra114-car.h | 20 +- include/dt-bindings/clock/tegra124-car-common.h | 20 +- include/dt-bindings/clock/tegra20-car.h | 2 +- include/dt-bindings/clock/tegra210-car.h | 20 +- include/dt-bindings/clock/tegra30-car.h | 20 +- include/dt-bindings/soc/tegra-pmc.h | 16 + sound/soc/tegra/tegra_alc5632.c | 25 +- sound/soc/tegra/tegra_asoc_utils.c | 129 ++++---- sound/soc/tegra/tegra_asoc_utils.h | 3 +- sound/soc/tegra/tegra_max98090.c | 40 ++- sound/soc/tegra/tegra_rt5640.c | 40 ++- sound/soc/tegra/tegra_rt5677.c | 25 +- sound/soc/tegra/tegra_sgtl5000.c | 25 +- sound/soc/tegra/tegra_wm8753.c | 40 ++- sound/soc/tegra/tegra_wm8903.c | 40 ++- sound/soc/tegra/tegra_wm9712.c | 8 +- sound/soc/tegra/trimslice.c | 36 ++- 49 files changed, 1190 insertions(+), 781 deletions(-) delete mode 100644 Documentation/devicetree/bindings/arm/tegra/nvidia,tegra20-pmc.txt create mode 100644 Documentation/devicetree/bindings/arm/tegra/nvidia,tegra20-pmc.yaml delete mode 100644 drivers/clk/tegra/clk-tegra-pmc.c create mode 100644 include/dt-bindings/soc/tegra-pmc.h -- 2.7.4