Received: by 2002:a25:8b91:0:0:0:0:0 with SMTP id j17csp2013248ybl; Thu, 9 Jan 2020 05:32:06 -0800 (PST) X-Google-Smtp-Source: APXvYqyV54zKVl+LuvfAjdDjN8bgwyjNQwNZh4Oi7Z/qZSzdgDSuz/u425lQbY66IpU4cFKFIHAx X-Received: by 2002:a9d:65da:: with SMTP id z26mr8461360oth.197.1578576725916; Thu, 09 Jan 2020 05:32:05 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1578576725; cv=none; d=google.com; s=arc-20160816; b=ujrZXgqGCrbVgdlDG7uIQFdGxTCuNg4O5hbnE9LTLPUBAsZQY7x4kmMtUymMGD8kHs 6Tbwjkb518MWRKrin91773hV/+G97HVDzTNSOz9Amg9NQcL1rUuZ2cS7X+Um6Ic2gmpP 04OqxP9I0F0Kpxlhq6rTnOZ+vmqZmVgGUSETtE8NoBnqkIVad5WHAoBbYteX+uHZjZyk GA1pM0kVAwuE9MevjKqd+p8ILhgKOSJz3DBKc3iFbdygz9K+6397kDbc53Vhsv4p9Y+B HmTkzF+/Oz2pVn7TaehlBa7w0ucjRitFlFBTF41JdiCJ2qMn074I8Bs1X970vZ5oG04a n6SQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding :content-language:in-reply-to:mime-version:user-agent:date :message-id:from:references:cc:to:subject; bh=qhT5d2h/HKmFmHht375S+ehmFqjFjH0AZeRVbEBckuU=; b=IfOA6CHSxoSGEksrJZObvE9NsEUzXR3uSlWnluzlZw/loWbL2pbV0+DMPbuZGJvx3o hHvG04THOP0XaB5ayu9Dm+3eqgDWxINzxPrYDKICkxe3YjPipaalU1JwTE/ddKDajDIb AgNkUzzxNAv4wUJRdo2aKJXIRaMLHB7Zh+mOY6DlLb9BbeUtJWQxp6+9nimFhEVDBiHB R+qFzd29ox926WQ+uIspyxVzqL+ncDvRy6SQxvRRyUnhxxujOJ1VdAdCdKTBQ2Wtv/7Q Y+VYQ9G33i0vuyH5wyXpv/2DrTH09FRs+6ZwwHnIgrh6JBfhI8vf8Ve25JVBY0Lkp+yC +ZKA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id f17si3946821oto.85.2020.01.09.05.31.53; Thu, 09 Jan 2020 05:32:05 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1730494AbgAINKh (ORCPT + 99 others); Thu, 9 Jan 2020 08:10:37 -0500 Received: from foss.arm.com ([217.140.110.172]:58790 "EHLO foss.arm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1730222AbgAINKh (ORCPT ); Thu, 9 Jan 2020 08:10:37 -0500 Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.121.207.14]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id B2FD031B; Thu, 9 Jan 2020 05:10:36 -0800 (PST) Received: from [10.1.196.37] (e121345-lin.cambridge.arm.com [10.1.196.37]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id 95ED13F534; Thu, 9 Jan 2020 05:10:34 -0800 (PST) Subject: Re: [PATCH v2 0/7] Add dts for mt8183 GPU (and misc panfrost patches) To: Steven Price , Nicolas Boichat , Rob Herring Cc: Mark Rutland , devicetree@vger.kernel.org, Tomeu Vizoso , David Airlie , linux-kernel@vger.kernel.org, dri-devel@lists.freedesktop.org, Liam Girdwood , Mark Brown , linux-mediatek@lists.infradead.org, Alyssa Rosenzweig , hsinyi@chromium.org, Matthias Brugger , linux-arm-kernel@lists.infradead.org References: <20200108052337.65916-1-drinkcat@chromium.org> <79fe7055-c11b-c9f6-64e5-48e3d5687dfe@arm.com> From: Robin Murphy Message-ID: Date: Thu, 9 Jan 2020 13:10:33 +0000 User-Agent: Mozilla/5.0 (X11; Linux aarch64; rv:60.0) Gecko/20100101 Thunderbird/60.9.0 MIME-Version: 1.0 In-Reply-To: <79fe7055-c11b-c9f6-64e5-48e3d5687dfe@arm.com> Content-Type: text/plain; charset=utf-8; format=flowed Content-Language: en-GB Content-Transfer-Encoding: 8bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 09/01/2020 12:01 pm, Steven Price wrote: > On 08/01/2020 05:23, Nicolas Boichat wrote: >> Hi! >> >> Sorry for the long delay since >> https://patchwork.kernel.org/patch/11132381/, >> finally got around to give this a real try. >> >> The main purpose of this series is to upstream the dts change and the >> binding >> document, but I wanted to see how far I could probe the GPU, to check >> that the >> binding is indeed correct. The rest of the patches are >> RFC/work-in-progress, but >> I think some of them could already be picked up. >> >> So this is tested on MT8183 with a chromeos-4.19 kernel, and a ton of >> backports to get the latest panfrost driver (I should probably try on >> linux-next at some point but this was the path of least resistance). >> >> I tested it as a module as it's more challenging (originally probing >> would >> work built-in, on boot, but not as a module, as I didn't have the power >> domain changes, and all power domains are on by default during boot). >> >> Probing logs looks like this, currently: >> [  221.867726] panfrost 13040000.gpu: clock rate = 511999970 >> [  221.867929] panfrost 13040000.gpu: Linked as a consumer to >> regulator.14 >> [  221.868600] panfrost 13040000.gpu: Linked as a consumer to >> regulator.31 >> [  221.870586] panfrost 13040000.gpu: Linked as a consumer to >> genpd:0:13040000.gpu >> [  221.871492] panfrost 13040000.gpu: Linked as a consumer to >> genpd:1:13040000.gpu >> [  221.871866] panfrost 13040000.gpu: Linked as a consumer to >> genpd:2:13040000.gpu >> [  221.872427] panfrost 13040000.gpu: mali-g72 id 0x6221 major 0x0 >> minor 0x3 status 0x0 >> [  221.872439] panfrost 13040000.gpu: features: 00000000,13de77ff, >> issues: 00000000,00000400 >> [  221.872445] panfrost 13040000.gpu: Features: L2:0x07120206 >> Shader:0x00000000 Tiler:0x00000809 Mem:0x1 MMU:0x00002830 AS:0xff JS:0x7 >> [  221.872449] panfrost 13040000.gpu: shader_present=0x7 l2_present=0x1 >> [  221.873526] panfrost 13040000.gpu: error powering up gpu stack >> [  221.878088] [drm] Initialized panfrost 1.1.0 20180908 for >> 13040000.gpu on minor 2 >> [  221.940817] panfrost 13040000.gpu: error powering up gpu stack >> [  222.018233] panfrost 13040000.gpu: error powering up gpu stack >> (repeated) > > It's interesting that it's only the stack that is failing. In hardware > there's a dependency: L2->stack->shader - so in theory the shader cores > shouldn't be able to power up either. There are some known hardware bugs > here though[1]: > >     MODULE_PARM_DESC(corestack_driver_control, >             "Let the driver power on/off the GPU core stack > independently " >             "without involving the Power Domain Controller. This should " >             "only be enabled on platforms for which integration of the > PDC " >             "to the Mali GPU is known to be problematic."); > > [1] > https://github.com/ianmacd/d2s/blob/master/drivers/gpu/arm/b_r16p0/backend/gpu/mali_kbase_pm_driver.c#L57 > > > It might be worth just dropping the code for powering up/down stacks and > let the GPU's own dependency management handle it. FWIW I remember digging into that same message a while back (although I've forgotten which particular GPU I was playing with at the time), and concluded that the STACK_PWRON/STACK_READY registers might just not be implemented on some GPUs, and/or this easy-to-overlook register bit could be some kind of enable for the functionality: https://github.com/ianmacd/d2s/blob/master/drivers/gpu/arm/b_r16p0/backend/gpu/mali_kbase_pm_driver.c#L1631 Since even in kbase this is all behind an 'expert' config option, I'm inclined to agree that just dropping it from panfrost unless and until it proves necessary is probably preferable to adding more logic and inscrutable register-magic. Robin. > > Steve > >> >> So the GPU is probed, but there's an issue when powering up the STACK, >> not >> quite sure why, I'll try to have a deeper look, at some point. >> >> Thanks! >> >> Nicolas >> >> v2: >>   - Use sram instead of mali_sram as SRAM supply name. >>   - Rename mali@ to gpu@. >>   - Add dt-bindings changes >>   - Stacking patches after the device tree change that allow basic >>     probing (still incomplete and broken). >> >> Nicolas Boichat (7): >>    dt-bindings: gpu: mali-bifrost: Add Mediatek MT8183 >>    arm64: dts: mt8183: Add node for the Mali GPU >>    drm/panfrost: Improve error reporting in panfrost_gpu_power_on >>    drm/panfrost: Add support for a second regulator for the GPU >>    drm/panfrost: Add support for multiple power domain support >>    RFC: drm/panfrost: Add bifrost compatible string >>    RFC: drm/panfrost: devfreq: Add support for 2 regulators >> >>   .../bindings/gpu/arm,mali-bifrost.yaml        |  20 ++++ >>   arch/arm64/boot/dts/mediatek/mt8183-evb.dts   |   7 ++ >>   arch/arm64/boot/dts/mediatek/mt8183.dtsi      | 104 +++++++++++++++++ >>   drivers/gpu/drm/panfrost/panfrost_devfreq.c   |  18 +++ >>   drivers/gpu/drm/panfrost/panfrost_device.c    | 108 ++++++++++++++++-- >>   drivers/gpu/drm/panfrost/panfrost_device.h    |   7 ++ >>   drivers/gpu/drm/panfrost/panfrost_drv.c       |   1 + >>   drivers/gpu/drm/panfrost/panfrost_gpu.c       |  15 ++- >>   8 files changed, 267 insertions(+), 13 deletions(-) >> > > _______________________________________________ > dri-devel mailing list > dri-devel@lists.freedesktop.org > https://lists.freedesktop.org/mailman/listinfo/dri-devel