Received: by 2002:a25:8b91:0:0:0:0:0 with SMTP id j17csp2428111ybl; Thu, 9 Jan 2020 12:34:49 -0800 (PST) X-Google-Smtp-Source: APXvYqyW4ZNShLXxBt55fmOZm8wV40tRJwbPamV9JEjnjyamAL1ZTPDqGuyZL/cFhjY2Xw3GGFLp X-Received: by 2002:aca:3041:: with SMTP id w62mr4760939oiw.147.1578602089560; Thu, 09 Jan 2020 12:34:49 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1578602089; cv=none; d=google.com; s=arc-20160816; b=SPs4ZIsyGjt4fmWPrNl5HeMtoeJcnkk8NmaU8VYhUIkIiG72ROLrV2dWYnQ933i+Xt NElH/TEz3i2n2zcxNF05XUMKegcsUA2BZQnfj3rgRELReQZzhCTmuqqAVsAv5pQBFb7J WqG9NJjeVddBM8V+dPK7XabDVolsSBKYpdC0WwHnc+F4S+tJn6LmZn67MZluqh1YvwVC vF/huBddPQReV6uJ+ysW+C9ak50X/WIkLff+FIuSIqNp9V0i//k0JE8qmme/gHueQ9WB dz0CHBJY/51i97PM87lPouibbf2BX39d2XkckrfF8o8c/fReBNbMt6GfXeltV4ldngVo +UIQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:user-agent:in-reply-to :content-disposition:mime-version:references:message-id:subject:cc :to:from:date; bh=7z4tG+GzkM3gf/48zIYqb+KTWVVRwuGAkxcMct8jiTM=; b=aoEQU8r7Vt5n1b9MWdEVFG3BtFB43HTm0Nw2Bq2eZyuiO7Wx+PRMIp0wIaozanZBKd tSzx+FIk9LRyAfkN6OTWm9bwcE7YbKQl9DVXmNoxxJLoTx1mH8m5QBq8Ta6OJIHuC7uX 5W46L3PxSZpeUmC/v/nCyU8dT45DZtYvgtmc2mCwqiFczzckffEu26OGjM6hLuJ2nKje cykMQQycG+vV4udxbU9K0CQ68O+jMwBDCsdte8sL0sLjlE0plOrl5rYFWrX5xHLFIqB8 g52R7Nn7NjJNRQJNNHr3wN1ENqyTQvlmWxOA5a9GfG4dgWahP7g80yzJo6eKsPS0W8ke 4Prg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id k1si4182687oic.245.2020.01.09.12.34.37; Thu, 09 Jan 2020 12:34:49 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2388089AbgAIRZP (ORCPT + 99 others); Thu, 9 Jan 2020 12:25:15 -0500 Received: from foss.arm.com ([217.140.110.172]:34962 "EHLO foss.arm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1728444AbgAIRZO (ORCPT ); Thu, 9 Jan 2020 12:25:14 -0500 Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.121.207.14]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id 320E7328; Thu, 9 Jan 2020 09:25:14 -0800 (PST) Received: from localhost (unknown [10.37.6.20]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id A75BE3F703; Thu, 9 Jan 2020 09:25:13 -0800 (PST) Date: Thu, 9 Jan 2020 17:25:12 +0000 From: Andrew Murray To: Marc Zyngier Cc: kvm@vger.kernel.org, Catalin Marinas , linux-kernel@vger.kernel.org, Sudeep Holla , kvmarm@lists.cs.columbia.edu, linux-arm-kernel@lists.infradead.org Subject: Re: [PATCH v2 11/18] KVM: arm64: don't trap Statistical Profiling controls to EL2 Message-ID: <20200109172511.GA42593@e119886-lin.cambridge.arm.com> References: <20191220143025.33853-1-andrew.murray@arm.com> <20191220143025.33853-12-andrew.murray@arm.com> <86bls0iqv6.wl-maz@kernel.org> <20191223115651.GA42593@e119886-lin.cambridge.arm.com> <1bb190091362262021dbaf41b5fe601e@www.loen.fr> <20191223121042.GC42593@e119886-lin.cambridge.arm.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20191223121042.GC42593@e119886-lin.cambridge.arm.com> User-Agent: Mutt/1.10.1+81 (426a6c1) (2018-08-26) Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Mon, Dec 23, 2019 at 12:10:42PM +0000, Andrew Murray wrote: > On Mon, Dec 23, 2019 at 12:05:12PM +0000, Marc Zyngier wrote: > > On 2019-12-23 11:56, Andrew Murray wrote: > > > On Sun, Dec 22, 2019 at 10:42:05AM +0000, Marc Zyngier wrote: > > > > On Fri, 20 Dec 2019 14:30:18 +0000, > > > > Andrew Murray wrote: > > > > > > > > > > As we now save/restore the profiler state there is no need to trap > > > > > accesses to the statistical profiling controls. Let's unset the > > > > > _TPMS bit. > > > > > > > > > > Signed-off-by: Andrew Murray > > > > > --- > > > > > arch/arm64/kvm/debug.c | 2 -- > > > > > 1 file changed, 2 deletions(-) > > > > > > > > > > diff --git a/arch/arm64/kvm/debug.c b/arch/arm64/kvm/debug.c > > > > > index 43487f035385..07ca783e7d9e 100644 > > > > > --- a/arch/arm64/kvm/debug.c > > > > > +++ b/arch/arm64/kvm/debug.c > > > > > @@ -88,7 +88,6 @@ void kvm_arm_reset_debug_ptr(struct kvm_vcpu > > > > *vcpu) > > > > > * - Performance monitors (MDCR_EL2_TPM/MDCR_EL2_TPMCR) > > > > > * - Debug ROM Address (MDCR_EL2_TDRA) > > > > > * - OS related registers (MDCR_EL2_TDOSA) > > > > > - * - Statistical profiler (MDCR_EL2_TPMS/MDCR_EL2_E2PB) > > > > > * > > > > > * Additionally, KVM only traps guest accesses to the debug > > > > registers if > > > > > * the guest is not actively using them (see the > > > > KVM_ARM64_DEBUG_DIRTY > > > > > @@ -111,7 +110,6 @@ void kvm_arm_setup_debug(struct kvm_vcpu > > > > *vcpu) > > > > > */ > > > > > vcpu->arch.mdcr_el2 = __this_cpu_read(mdcr_el2) & > > > > MDCR_EL2_HPMN_MASK; > > > > > vcpu->arch.mdcr_el2 |= (MDCR_EL2_TPM | > > > > > - MDCR_EL2_TPMS | > > > > > > > > No. This is an *optional* feature (the guest could not be presented > > > > with the SPE feature, or the the support simply not be compiled in). > > > > > > > > If the guest is not allowed to see the feature, for whichever > > > > reason, > > > > the traps *must* be enabled and handled. > > > > > > I'll update this (and similar) to trap such registers when we don't > > > support > > > SPE in the guest. > > > > > > My original concern in the cover letter was in how to prevent the guest > > > from attempting to use these registers in the first place - I think the > > > solution I was looking for is to trap-and-emulate ID_AA64DFR0_EL1 such > > > that > > > the PMSVer bits indicate that SPE is not emulated. > > > > That, and active trapping of the SPE system registers resulting in injection > > of an UNDEF into the offending guest. > > Yes that's no problem. The spec says that 'direct access to [these registers] are UNDEFINED' - is it not more correct to handle this with trap_raz_wi than an undefined instruction? Thanks, Andrew Murray > > Thanks, > > Andrew Murray > > > > > Thanks, > > > > M. > > -- > > Jazz is not dead. It just smells funny... > _______________________________________________ > kvmarm mailing list > kvmarm@lists.cs.columbia.edu > https://lists.cs.columbia.edu/mailman/listinfo/kvmarm