Received: by 2002:a25:8b91:0:0:0:0:0 with SMTP id j17csp206394ybl; Thu, 9 Jan 2020 20:11:10 -0800 (PST) X-Google-Smtp-Source: APXvYqwVQinuZ3VYkupPP7ZexwHzmwF3bSxhFE/2eerSzRHNq8QAxagbro2gt5K+tht87n3dxgSm X-Received: by 2002:a05:6830:1481:: with SMTP id s1mr1022421otq.66.1578629470537; Thu, 09 Jan 2020 20:11:10 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1578629470; cv=none; d=google.com; s=arc-20160816; b=SDRUNkI4JzIZiTpT7LFBWcaVvjDAKJApL0ZbeIVXpBfsr7cUXfphrUoPdNjQf4fFk0 FWDkrjzlIOxOSvXbk27SQWTC+fn42NnTKf1XK25k7AHUdLncGTUEHsytcD5Z7ED5cq8O GJlMb8mqO5ueFswC/YsyvCTnZgCEZ7bHHydPPdy/7K8hLIf2NcQk5wBtBEXGsxNaXD5U GBdmOruiUq3+8WNOFPB8O83fFgdJ0J2EM+UJqo3cmQhjAzRrGImyMvzo158hodprsEIB CesdcQ66uMehqQeaw5HJz4w/n+5DqYilbxfDow6Zy2ZDDC0Qkxkx/f8efpvGdwd3wuND 3C4w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from; bh=r8tdoEN+GyhQz4LVv+Wsc0qbTV06JWIgy6mt06A9GlY=; b=e00psq/nGTcl9qt6xsVeiutSocLOvMEfQmsalukCpEP1xhiuTPakibDNGegoQoVpS8 DOJWCXM22vJ4uLhLDOlVl7OYSjUNSCkya5pOY3wh1x9nJfRRydh+OYQ5VNj6ci4FWZXv lhdZfpDCVxeY6EqxVeb++nOeEdoyUsHel7NOAHU4RyNShi96sKAwkm3Nx+fD9a7jp7Hw CJ8teJiwxLbZFM/pbjTmA8g3P9VwjwAGO9rHQh4YNi8nul/d8noLZ7144lGOjSx4QOBs uWrN8iGdeVQoMn8zXiYqkb4BbOerJIzrhj2HvBOPRcz9VLG65NygZX2yqimPaInM7u1x UXvQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nxp.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id i15si473921otk.120.2020.01.09.20.10.46; Thu, 09 Jan 2020 20:11:10 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nxp.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1731271AbgAJEJ0 (ORCPT + 99 others); Thu, 9 Jan 2020 23:09:26 -0500 Received: from inva020.nxp.com ([92.121.34.13]:44738 "EHLO inva020.nxp.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1731241AbgAJEJ0 (ORCPT ); Thu, 9 Jan 2020 23:09:26 -0500 Received: from inva020.nxp.com (localhost [127.0.0.1]) by inva020.eu-rdc02.nxp.com (Postfix) with ESMTP id 4CF031A14ED; Fri, 10 Jan 2020 05:09:23 +0100 (CET) Received: from invc005.ap-rdc01.nxp.com (invc005.ap-rdc01.nxp.com [165.114.16.14]) by inva020.eu-rdc02.nxp.com (Postfix) with ESMTP id 497501A02B9; Fri, 10 Jan 2020 05:09:16 +0100 (CET) Received: from localhost.localdomain (shlinux2.ap.freescale.net [10.192.224.44]) by invc005.ap-rdc01.nxp.com (Postfix) with ESMTP id D3BC9402C7; Fri, 10 Jan 2020 12:09:07 +0800 (SGT) From: Anson Huang To: aisheng.dong@nxp.com, festevam@gmail.com, shawnguo@kernel.org, stefan@agner.ch, kernel@pengutronix.de, linus.walleij@linaro.org, robh+dt@kernel.org, mark.rutland@arm.com, s.hauer@pengutronix.de, linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Cc: Linux-imx@nxp.com Subject: [PATCH V2 2/3] dt-bindings: pinctrl: Convert i.MX8MM to json-schema Date: Fri, 10 Jan 2020 12:05:19 +0800 Message-Id: <1578629120-25793-2-git-send-email-Anson.Huang@nxp.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1578629120-25793-1-git-send-email-Anson.Huang@nxp.com> References: <1578629120-25793-1-git-send-email-Anson.Huang@nxp.com> X-Virus-Scanned: ClamAV using ClamSMTP Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Convert the i.MX8MM pinctrl binding to DT schema format using json-schema Signed-off-by: Anson Huang --- Changes since V1: - use "grp$" instead of "-grp$"; - use space instead of tab for "ref$"; - add missed "reg" property; - remove the "maxItem" for "fsl,pins" to avoid build warning, as the item number is changable. --- .../bindings/pinctrl/fsl,imx8mm-pinctrl.txt | 36 ----------- .../bindings/pinctrl/fsl,imx8mm-pinctrl.yaml | 69 ++++++++++++++++++++++ 2 files changed, 69 insertions(+), 36 deletions(-) delete mode 100644 Documentation/devicetree/bindings/pinctrl/fsl,imx8mm-pinctrl.txt create mode 100644 Documentation/devicetree/bindings/pinctrl/fsl,imx8mm-pinctrl.yaml diff --git a/Documentation/devicetree/bindings/pinctrl/fsl,imx8mm-pinctrl.txt b/Documentation/devicetree/bindings/pinctrl/fsl,imx8mm-pinctrl.txt deleted file mode 100644 index e4e01c0..0000000 --- a/Documentation/devicetree/bindings/pinctrl/fsl,imx8mm-pinctrl.txt +++ /dev/null @@ -1,36 +0,0 @@ -* Freescale IMX8MM IOMUX Controller - -Please refer to fsl,imx-pinctrl.txt and pinctrl-bindings.txt in this directory -for common binding part and usage. - -Required properties: -- compatible: "fsl,imx8mm-iomuxc" -- reg: should contain the base physical address and size of the iomuxc - registers. - -Required properties in sub-nodes: -- fsl,pins: each entry consists of 6 integers and represents the mux and config - setting for one pin. The first 5 integers are specified using a PIN_FUNC_ID macro, which can be found in - . The last integer CONFIG is - the pad setting value like pull-up on this pin. Please refer to i.MX8M Mini - Reference Manual for detailed CONFIG settings. - -Examples: - -&uart1 { - pinctrl-names = "default"; - pinctrl-0 = <&pinctrl_uart1>; -}; - -iomuxc: pinctrl@30330000 { - compatible = "fsl,imx8mm-iomuxc"; - reg = <0x0 0x30330000 0x0 0x10000>; - - pinctrl_uart1: uart1grp { - fsl,pins = < - MX8MM_IOMUXC_UART1_RXD_UART1_DCE_RX 0x140 - MX8MM_IOMUXC_UART1_TXD_UART1_DCE_TX 0x140 - >; - }; -}; diff --git a/Documentation/devicetree/bindings/pinctrl/fsl,imx8mm-pinctrl.yaml b/Documentation/devicetree/bindings/pinctrl/fsl,imx8mm-pinctrl.yaml new file mode 100644 index 0000000..a3c4275 --- /dev/null +++ b/Documentation/devicetree/bindings/pinctrl/fsl,imx8mm-pinctrl.yaml @@ -0,0 +1,69 @@ +# SPDX-License-Identifier: GPL-2.0-or-later +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/pinctrl/fsl,imx8mm-pinctrl.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Freescale IMX8MM IOMUX Controller + +maintainers: + - Anson Huang + +description: + Please refer to fsl,imx-pinctrl.txt and pinctrl-bindings.txt in this directory + for common binding part and usage. + +properties: + compatible: + const: fsl,imx8mm-iomuxc + + reg: + maxItems: 1 + +# Client device subnode's properties +patternProperties: + 'grp$': + type: object + description: + Pinctrl node's client devices use subnodes for desired pin configuration. + Client device subnodes use below standard properties. + + properties: + fsl,pins: + allOf: + - $ref: /schemas/types.yaml#/definitions/uint32-array + description: + each entry consists of 6 integers and represents the mux and config + setting for one pin. The first 5 integers are specified using a PIN_FUNC_ID macro, which can + be found in . The last + integer CONFIG is the pad setting value like pull-up on this pin. Please + refer to i.MX8M Mini Reference Manual for detailed CONFIG settings. + + required: + - fsl,pins + + additionalProperties: false + +required: + - compatible + - reg + +additionalProperties: false + +examples: + # Pinmux controller node + - | + iomuxc: pinctrl@30330000 { + compatible = "fsl,imx8mm-iomuxc"; + reg = <0x30330000 0x10000>; + + pinctrl_uart2: uart2grp { + fsl,pins = < + 0x23C 0x4A4 0x4FC 0x0 0x0 0x140 + 0x240 0x4A8 0x000 0x0 0x0 0x140 + >; + }; + }; + +... -- 2.7.4