Received: by 2002:a25:8b91:0:0:0:0:0 with SMTP id j17csp1835254ybl; Sat, 11 Jan 2020 03:49:47 -0800 (PST) X-Google-Smtp-Source: APXvYqzJGB2sEnr6w79bbWGbsjFxy7c4V6zbsj3qjhj0PbGQMW70Mal2fyN+H0JSL2mQnYD8lXpA X-Received: by 2002:aca:815:: with SMTP id 21mr6176191oii.52.1578743387238; Sat, 11 Jan 2020 03:49:47 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1578743387; cv=none; d=google.com; s=arc-20160816; b=c2etbpoNFZU0EkHipjr+29ONjVe2ghdoYG4hi/1OKMlXMfcTk+JK2MAvulKQp2vGlo I2lumtzVQzxZYmYNYpjAlR+MOoIEKyK8BJRbtxb+V32oorYt9mjKKpGvHoHhuyXYsRPv GThBVYq/2WvIMLqnkIFR8/SuEOLE0qheIo3MKxV0o7FiPmggZ/VMklJXCYUrvhhiz/rO OS/BWsTAmySSR+ttFCznNIOCCw4NKBSL7J64ExJMO8FznR/5WTWQtkyWQuqjzLHatzkQ QWxMS1z1fmGHCRAteDACVgqxUh8JZBVe9L6//zqZ8wDSNiga/vEkBCBE55FD3xqpQgo7 q7JA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:dkim-signature:content-transfer-encoding :content-language:in-reply-to:mime-version:user-agent:date :message-id:from:references:cc:to:subject; bh=RUAOceUmKPprtHg2LFL1+mEXtimOSpp1oJz7N4FcNC0=; b=Tv4WaA06xJKIs3/f0sJFjBMosNuoxmpgBkZLFxxLUrelM8kWe7YJNMRCjuqJqUAevk V7qCewjSUTeW424g/Y8aGUcCbxSuLv7JvoqmiIiQpPZb11D8jWsU1dHzojPfj7BqESx1 DnEhtM/YosekQsjK5X2tFItSlbWj4Hkj1C16P7lDDGnGXetYTlyJyrLwh69Vh45DGXZP k5hZBI86F4OZgXoUCSyvZTLzlht30xv42uzpWex9BYvFZ2SN+SiyUkmJi4NN1Wly0rbt l/8H6gjy1rNKUY1c3FNKvz/ttaZxURUNbvoWQW1IQ76Yweu4zPZM26J9gGkuiskSbotv 0Dog== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b=ShxXySZM; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id n1si2798165oic.225.2020.01.11.03.49.35; Sat, 11 Jan 2020 03:49:47 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b=ShxXySZM; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1729501AbgAKLsl (ORCPT + 99 others); Sat, 11 Jan 2020 06:48:41 -0500 Received: from hqnvemgate26.nvidia.com ([216.228.121.65]:17847 "EHLO hqnvemgate26.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726498AbgAKLsk (ORCPT ); Sat, 11 Jan 2020 06:48:40 -0500 Received: from hqpgpgate102.nvidia.com (Not Verified[216.228.121.13]) by hqnvemgate26.nvidia.com (using TLS: TLSv1.2, DES-CBC3-SHA) id ; Sat, 11 Jan 2020 03:48:20 -0800 Received: from hqmail.nvidia.com ([172.20.161.6]) by hqpgpgate102.nvidia.com (PGP Universal service); Sat, 11 Jan 2020 03:48:39 -0800 X-PGP-Universal: processed; by hqpgpgate102.nvidia.com on Sat, 11 Jan 2020 03:48:39 -0800 Received: from [10.24.37.48] (10.124.1.5) by HQMAIL107.nvidia.com (172.20.187.13) with Microsoft SMTP Server (TLS) id 15.0.1473.3; Sat, 11 Jan 2020 11:48:31 +0000 Subject: Re: [PATCH V2 0/5] Add support to defer core initialization To: CC: , , , , , , , , , , , , References: <20200103100736.27627-1-vidyas@nvidia.com> X-Nvconfidentiality: public From: Vidya Sagar Message-ID: Date: Sat, 11 Jan 2020 17:18:27 +0530 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:68.0) Gecko/20100101 Thunderbird/68.2.2 MIME-Version: 1.0 In-Reply-To: <20200103100736.27627-1-vidyas@nvidia.com> X-Originating-IP: [10.124.1.5] X-ClientProxiedBy: HQMAIL105.nvidia.com (172.20.187.12) To HQMAIL107.nvidia.com (172.20.187.13) Content-Type: text/plain; charset="utf-8"; format=flowed Content-Language: en-US Content-Transfer-Encoding: 7bit DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nvidia.com; s=n1; t=1578743301; bh=RUAOceUmKPprtHg2LFL1+mEXtimOSpp1oJz7N4FcNC0=; h=X-PGP-Universal:Subject:To:CC:References:X-Nvconfidentiality:From: Message-ID:Date:User-Agent:MIME-Version:In-Reply-To: X-Originating-IP:X-ClientProxiedBy:Content-Type:Content-Language: Content-Transfer-Encoding; b=ShxXySZM+CeMDWyMW5bSPL9P45P/J/lj3IDKjmdNZLdfCag35Qr77XXIe6XimHT15 vfte91S74tgMY4ZwOpMXSspwc2XE9wXwHyShJ5oHBX1BVsx+1PY8Wd7eGv77GIoM1h 9aK9DPOWPDOueM7j2uG6/CCsprPTQy6yuMmYqKZSLpzZY+fu60xt4oDKcpLygcCECl +4d+6A6mCSrjDavhRdbxHzW0H7cI7L4pFvLs/wWUH4E3nFQGpbl52F9IUl7oKKyqBY pmL1v9SuHHHV1gHsqyqnunvTqwNbbIRer7Ac/E2Vnt7ZTgWxQZ6Ns/fRl8i0DG2ACT jKvyeOu2f+Mcg== Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi Kishon, Could you please review this series? Also, this series depends on the following change of yours http://patchwork.ozlabs.org/patch/1109884/ Whats the plan to get this merged? Thanks, Vidya Sagar On 1/3/20 3:37 PM, Vidya Sagar wrote: > EPC/DesignWare core endpoint subsystems assume that the core registers are > available always for SW to initialize. But, that may not be the case always. > For example, Tegra194 hardware has the core running on a clock that is derived > from reference clock that is coming into the endpoint system from host. > Hence core is made available asynchronously based on when host system is going > for enumeration of devices. To accommodate this kind of hardwares, support is > required to defer the core initialization until the respective platform driver > informs the EPC/DWC endpoint sub-systems that the core is indeed available for > initiaization. This patch series is attempting to add precisely that. > This series is based on Kishon's patch that adds notification mechanism > support from EPC to EPF @ http://patchwork.ozlabs.org/patch/1109884/ > > Vidya Sagar (5): > PCI: endpoint: Add core init notifying feature > PCI: dwc: Refactor core initialization code for EP mode > PCI: endpoint: Add notification for core init completion > PCI: dwc: Add API to notify core initialization completion > PCI: pci-epf-test: Add support to defer core initialization > > .../pci/controller/dwc/pcie-designware-ep.c | 79 +++++++----- > drivers/pci/controller/dwc/pcie-designware.h | 11 ++ > drivers/pci/endpoint/functions/pci-epf-test.c | 118 ++++++++++++------ > drivers/pci/endpoint/pci-epc-core.c | 19 ++- > include/linux/pci-epc.h | 2 + > include/linux/pci-epf.h | 5 + > 6 files changed, 164 insertions(+), 70 deletions(-) >