Received: by 2002:a25:8b91:0:0:0:0:0 with SMTP id j17csp4225149ybl; Mon, 13 Jan 2020 09:56:31 -0800 (PST) X-Google-Smtp-Source: APXvYqzID3jXHgUPF+ZP6Iuzp/90k5nFAjNauXgyk8oEVFO6JtrRUvXw7yNSUwUna8mL0AeDLvLV X-Received: by 2002:a9d:66c1:: with SMTP id t1mr12543236otm.73.1578938191007; Mon, 13 Jan 2020 09:56:31 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1578938191; cv=none; d=google.com; s=arc-20160816; b=tgzIzHiqCPW18b6nLVyWrQCS9P/aafs2BSlU2gUUujbSIcUlsFSHoVa/oxPJQLwSwj Mjr+s+MtvWcWGSMcmHJ3VJH1Vn2Ss7L+U6UhbBImKfQjmK3QRZGNBsoy8WEJ0NYXz+/b RZIzbtIWg6nACI2jWc2QVf3QUfUp2ICPACOpaVoHyPTm39RjKmksZm3638H3+jHCvNBs Ej06MaOZdCP4r7v3UMBSqve7s8BSF4M9eJZAff7FG9W+mxvbOpCF27l3pMahxTtauUJ9 w23C5P2EWeYasuIiuE0wzNGqReyFdToXwpvjDTkboKpXp8ojX59LHTKBf6K7Yiy1t3vU fm5Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:user-agent:in-reply-to :content-disposition:mime-version:references:mail-followup-to :message-id:subject:cc:to:from:date:dmarc-filter:dkim-signature; bh=hhV7louupacu1XrOTKOPtlsP0IGei6JTdzbFTbyzEUI=; b=IMVEP8rbsYw1Gfd52s4R6ZM5U2uqUlTQ0rUsDV+R5NspzWwtUnGTVPhyaKvVGTWnZg gQX0bQuxqO1jnBGnmKVdaOV0KS5QgVw9kHWWHRLaSXkwEsrZBB1PlNDqRIfgMcUzgxF6 rE1ggT838ZNq6ySkKsLHZ9EIxlSWCt9+cKCoj+ZkYkEqFGI3pbirxKfLDpMITX42WcbQ j9p3tmsxmQp/Bmi3bGyBNKuOPPce/n5nA+c/9IxBmCBymVjTRI2InGp0izTsrQGBbGgX q0+SdIpxnT2WONubkmzuVy1lhwOzljgUNMOelh/j5dsfusNNtCWikaQoiV7YQk/+exAU BdVQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@mg.codeaurora.org header.s=smtp header.b=iHUNqDUg; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id w7si7025422otq.250.2020.01.13.09.56.18; Mon, 13 Jan 2020 09:56:30 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=fail header.i=@mg.codeaurora.org header.s=smtp header.b=iHUNqDUg; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728682AbgAMRz1 (ORCPT + 99 others); Mon, 13 Jan 2020 12:55:27 -0500 Received: from mail25.static.mailgun.info ([104.130.122.25]:44091 "EHLO mail25.static.mailgun.info" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726878AbgAMRz1 (ORCPT ); Mon, 13 Jan 2020 12:55:27 -0500 DKIM-Signature: a=rsa-sha256; v=1; c=relaxed/relaxed; d=mg.codeaurora.org; q=dns/txt; s=smtp; t=1578938126; h=In-Reply-To: Content-Type: MIME-Version: References: Message-ID: Subject: Cc: To: From: Date: Sender; bh=hhV7louupacu1XrOTKOPtlsP0IGei6JTdzbFTbyzEUI=; b=iHUNqDUg3EfjGP6GZCgVS5lSankoeBxxYM49PipPfpO7MV6/DJd1pCI6ELCNaTK3vNIn2wvN lg3VSDZaOtAZf9ZSPcz1lVmGWrdBdX6MrVIaydXE+8y6Z52IgSygQ8cCsx2ldLbWPENYcak/ lof6FvhUqm99dPiwTBCWLOAYkWY= X-Mailgun-Sending-Ip: 104.130.122.25 X-Mailgun-Sid: WyI0MWYwYSIsICJsaW51eC1rZXJuZWxAdmdlci5rZXJuZWwub3JnIiwgImJlOWU0YSJd Received: from smtp.codeaurora.org (ec2-35-166-182-171.us-west-2.compute.amazonaws.com [35.166.182.171]) by mxa.mailgun.org with ESMTP id 5e1caf0d.7f7049bdf308-smtp-out-n02; Mon, 13 Jan 2020 17:55:25 -0000 (UTC) Received: by smtp.codeaurora.org (Postfix, from userid 1001) id AE89AC433CB; Mon, 13 Jan 2020 17:55:25 +0000 (UTC) X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-caf-mail-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-1.0 required=2.0 tests=ALL_TRUSTED,SPF_NONE autolearn=unavailable autolearn_force=no version=3.4.0 Received: from jcrouse1-lnx.qualcomm.com (i-global254.qualcomm.com [199.106.103.254]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) (Authenticated sender: jcrouse) by smtp.codeaurora.org (Postfix) with ESMTPSA id 1DE4FC447A2; Mon, 13 Jan 2020 17:55:24 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.3.2 smtp.codeaurora.org 1DE4FC447A2 Authentication-Results: aws-us-west-2-caf-mail-1.web.codeaurora.org; dmarc=none (p=none dis=none) header.from=codeaurora.org Authentication-Results: aws-us-west-2-caf-mail-1.web.codeaurora.org; spf=none smtp.mailfrom=jcrouse@codeaurora.org Date: Mon, 13 Jan 2020 10:55:22 -0700 From: Jordan Crouse To: Brian Ho Cc: freedreno@lists.freedesktop.org, robdclark@chromium.org, David Airlie , "open list:DRM DRIVER FOR MSM ADRENO GPU" , open list , "open list:DRM DRIVER FOR MSM ADRENO GPU" , Rob Clark , Daniel Vetter , hoegsberg@chromium.org, Sean Paul Subject: Re: [Freedreno] [PATCH 1/2] drm/msm: Add a GPU-wide wait queue Message-ID: <20200113175522.GD26711@jcrouse1-lnx.qualcomm.com> Mail-Followup-To: Brian Ho , freedreno@lists.freedesktop.org, robdclark@chromium.org, David Airlie , "open list:DRM DRIVER FOR MSM ADRENO GPU" , open list , "open list:DRM DRIVER FOR MSM ADRENO GPU" , Rob Clark , Daniel Vetter , hoegsberg@chromium.org, Sean Paul References: <20200113153605.52350-1-brian@brkho.com> <20200113153605.52350-2-brian@brkho.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20200113153605.52350-2-brian@brkho.com> User-Agent: Mutt/1.5.24 (2015-08-30) Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Mon, Jan 13, 2020 at 10:36:04AM -0500, Brian Ho wrote: > This wait queue is signaled on all IRQs for a given GPU and will be > used as part of the new MSM_WAIT_IOVA ioctl so userspace can sleep > until the value at a given iova reaches a certain condition. > > Signed-off-by: Brian Ho > --- > drivers/gpu/drm/msm/msm_gpu.c | 4 ++++ > drivers/gpu/drm/msm/msm_gpu.h | 3 +++ > 2 files changed, 7 insertions(+) > > diff --git a/drivers/gpu/drm/msm/msm_gpu.c b/drivers/gpu/drm/msm/msm_gpu.c > index a052364a5d74..d7310c1336e5 100644 > --- a/drivers/gpu/drm/msm/msm_gpu.c > +++ b/drivers/gpu/drm/msm/msm_gpu.c > @@ -779,6 +779,8 @@ void msm_gpu_submit(struct msm_gpu *gpu, struct msm_gem_submit *submit, > static irqreturn_t irq_handler(int irq, void *data) > { > struct msm_gpu *gpu = data; > + wake_up_all(&gpu->event); > + I suppose it is intentional to have this happen on *all* interrupts because you might be using the CP interrupts for fun and profit and you don't want to plumb in callbacks? I suppose it is okay to do this for all interrupts (including errors) but if we're spending a lot of time here we might want to only trigger on certain IRQs. > return gpu->funcs->irq(gpu); > } > > @@ -871,6 +873,8 @@ int msm_gpu_init(struct drm_device *drm, struct platform_device *pdev, > > spin_lock_init(&gpu->perf_lock); > > + init_waitqueue_head(&gpu->event); > + > > /* Map registers: */ > gpu->mmio = msm_ioremap(pdev, config->ioname, name); > diff --git a/drivers/gpu/drm/msm/msm_gpu.h b/drivers/gpu/drm/msm/msm_gpu.h > index ab8f0f9c9dc8..60562f065dbc 100644 > --- a/drivers/gpu/drm/msm/msm_gpu.h > +++ b/drivers/gpu/drm/msm/msm_gpu.h > @@ -104,6 +104,9 @@ struct msm_gpu { > > struct msm_gem_address_space *aspace; > > + /* GPU-wide wait queue that is signaled on all IRQs */ > + wait_queue_head_t event; > + > /* Power Control: */ > struct regulator *gpu_reg, *gpu_cx; > struct clk_bulk_data *grp_clks; > -- > 2.25.0.rc1.283.g88dfdc4193-goog > > _______________________________________________ > Freedreno mailing list > Freedreno@lists.freedesktop.org > https://lists.freedesktop.org/mailman/listinfo/freedreno -- The Qualcomm Innovation Center, Inc. is a member of Code Aurora Forum, a Linux Foundation Collaborative Project