Received: by 2002:a25:8b91:0:0:0:0:0 with SMTP id j17csp4246426ybl; Mon, 13 Jan 2020 10:16:57 -0800 (PST) X-Google-Smtp-Source: APXvYqzTbkERgglJEo9Jotk0xLNKvbznkkgVNsuKDwblDNcwHnqUvO53lHkDgoxTYNpyGnEFhfWW X-Received: by 2002:a05:6830:1d6a:: with SMTP id l10mr14714375oti.233.1578939417025; Mon, 13 Jan 2020 10:16:57 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1578939417; cv=none; d=google.com; s=arc-20160816; b=ntnX4Ord3mC2yJeWTaKH6qyyXn8rrSW66dRYkR2qacOA58O5/O7rQMYucRmofkUS+j ub77WLPyUbkLKogfC/4ddC8kowQA0czr8KSNd8py0r0KU6oVbur/wa5nyGly3F+xAHl8 K8ko0YKA33QpfMVIzPrvjqKdXkQeekx1eOkaIkJ9VXHraRdWsKRbvOWLtiM9L4JI+d6w V90zTMbQ1DOC/KRp4oRYADcJALnysazHDnrKCIK2BHyWrtDbVLl2M1M4JtiDNtBl7FMD xnzTumnG3k61zYUI+7HqsICYXOmbQga/aO7fpXvUAS/ws13m7un02CH9MZI0pHudi03w bhqg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:dkim-signature:mime-version:references :in-reply-to:message-id:date:subject:cc:to:from; bh=CmZ+YL5fCCEf01byT8w/KSn9iUVq8b6SR1cIr7Sd3pM=; b=zUES//7tHMFJe4ZA0qbueBFQPTejij4Tzwj9k856LSVoUT4547WzakVbsrAeFoCVyx Ua8gpFpEza8rr/6GbI5GvFN+kDib0lIOIkK1f4Iu17xC1G83bbzQZ5yYAJCpjgKPZcVI mwxbxlnZ0ypoFyy3aqO2q3+acWfFYXZDZ9ma3AFhCZMAdwyTZ0JjBMeGlX6pFujHStN+ 5QdFZLhwAjc6fsVza92NQk/jjb6WQtFSYyAUw73OWCF7xh/jogTsWb+ShUAZan1x6nRL +Sx4mOKzFSCDrsS5ihQZJgE25GCw+F4pbN+PcJA8orZLr170CCsACByTqh61JcvCFZnI NB1Q== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b=e3vKm2ig; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id c186si6240637oib.103.2020.01.13.10.16.45; Mon, 13 Jan 2020 10:16:57 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b=e3vKm2ig; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728865AbgAMSOm (ORCPT + 99 others); Mon, 13 Jan 2020 13:14:42 -0500 Received: from hqnvemgate24.nvidia.com ([216.228.121.143]:18639 "EHLO hqnvemgate24.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726435AbgAMSOl (ORCPT ); Mon, 13 Jan 2020 13:14:41 -0500 Received: from hqpgpgate101.nvidia.com (Not Verified[216.228.121.13]) by hqnvemgate24.nvidia.com (using TLS: TLSv1.2, DES-CBC3-SHA) id ; Mon, 13 Jan 2020 10:13:47 -0800 Received: from hqmail.nvidia.com ([172.20.161.6]) by hqpgpgate101.nvidia.com (PGP Universal service); Mon, 13 Jan 2020 10:14:40 -0800 X-PGP-Universal: processed; by hqpgpgate101.nvidia.com on Mon, 13 Jan 2020 10:14:40 -0800 Received: from HQMAIL109.nvidia.com (172.20.187.15) by HQMAIL111.nvidia.com (172.20.187.18) with Microsoft SMTP Server (TLS) id 15.0.1473.3; Mon, 13 Jan 2020 18:14:40 +0000 Received: from hqnvemgw03.nvidia.com (10.124.88.68) by HQMAIL109.nvidia.com (172.20.187.15) with Microsoft SMTP Server (TLS) id 15.0.1473.3 via Frontend Transport; Mon, 13 Jan 2020 18:14:40 +0000 Received: from vidyas-desktop.nvidia.com (Not Verified[10.24.37.48]) by hqnvemgw03.nvidia.com with Trustwave SEG (v7,5,8,10121) id ; Mon, 13 Jan 2020 10:14:39 -0800 From: Vidya Sagar To: , , , , , CC: , , , , , , , , , , Subject: [PATCH V3 3/5] arm64: tegra: Add PCIe endpoint controllers nodes for Tegra194 Date: Mon, 13 Jan 2020 23:44:09 +0530 Message-ID: <20200113181411.32743-4-vidyas@nvidia.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20200113181411.32743-1-vidyas@nvidia.com> References: <20200113181411.32743-1-vidyas@nvidia.com> X-NVConfidentiality: public MIME-Version: 1.0 Content-Type: text/plain DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nvidia.com; s=n1; t=1578939227; bh=CmZ+YL5fCCEf01byT8w/KSn9iUVq8b6SR1cIr7Sd3pM=; h=X-PGP-Universal:From:To:CC:Subject:Date:Message-ID:X-Mailer: In-Reply-To:References:X-NVConfidentiality:MIME-Version: Content-Type; b=e3vKm2igB2pl2xZ5zQo5n7peZwtNipZLmQO5sZEMCS2GI4VvwhOODYe5PmgthS9hd 31dTcCBoGNjKakk00BOV3FcKTp09SoWfkemx6LJ3DhU5O1S2C/4751CihTszA4izJr lfEv2U5Ra+pnXVvw7Q6+hChN1J71jlyXz5r68aPCpgUeJMaqtLJT/XdXPS5LMvKVs6 RrUr33mNvAB9RCe3qBesJ+w17f/+7tB4XS/qHCSnHc0Zge80UJedyNy1f6LRazDScr D40eGVvEql/9heTxKK1U2tGw94TCm0hAzhD6ddN8VtLX4paxWadU8KIreXEVyzMNLI 8eVz6IIjLDu5Q== Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add endpoint mode controllers nodes for the dual mode PCIe controllers present in Tegra194 SoC. Signed-off-by: Vidya Sagar --- V3: * None V2: * None arch/arm64/boot/dts/nvidia/tegra194.dtsi | 99 ++++++++++++++++++++++++ 1 file changed, 99 insertions(+) diff --git a/arch/arm64/boot/dts/nvidia/tegra194.dtsi b/arch/arm64/boot/dts/nvidia/tegra194.dtsi index ccac43be12ac..844e7fac30c5 100644 --- a/arch/arm64/boot/dts/nvidia/tegra194.dtsi +++ b/arch/arm64/boot/dts/nvidia/tegra194.dtsi @@ -1481,6 +1481,105 @@ 0x82000000 0x0 0x40000000 0x1f 0x40000000 0x0 0xc0000000>; /* non-prefetchable memory (3GB) */ }; + pcie_ep@14160000 { + compatible = "nvidia,tegra194-pcie-ep", "snps,dw-pcie-ep"; + power-domains = <&bpmp TEGRA194_POWER_DOMAIN_PCIEX4A>; + reg = <0x00 0x14160000 0x0 0x00020000 /* appl registers (128K) */ + 0x00 0x36040000 0x0 0x00040000 /* iATU_DMA reg space (256K) */ + 0x00 0x36080000 0x0 0x00040000 /* DBI reg space (256K) */ + 0x14 0x00000000 0x4 0x00000000>; /* Address Space (16G) */ + reg-names = "appl", "atu_dma", "dbi", "addr_space"; + + status = "disabled"; + + num-lanes = <4>; + num-ib-windows = <2>; + num-ob-windows = <8>; + + clocks = <&bpmp TEGRA194_CLK_PEX0_CORE_4>; + clock-names = "core"; + + resets = <&bpmp TEGRA194_RESET_PEX0_CORE_4_APB>, + <&bpmp TEGRA194_RESET_PEX0_CORE_4>; + reset-names = "apb", "core"; + + interrupts = ; /* controller interrupt */ + interrupt-names = "intr"; + + nvidia,bpmp = <&bpmp 4>; + + nvidia,aspm-cmrt-us = <60>; + nvidia,aspm-pwr-on-t-us = <20>; + nvidia,aspm-l0s-entrance-latency-us = <3>; + }; + + pcie_ep@14180000 { + compatible = "nvidia,tegra194-pcie-ep", "snps,dw-pcie-ep"; + power-domains = <&bpmp TEGRA194_POWER_DOMAIN_PCIEX8B>; + reg = <0x00 0x14180000 0x0 0x00020000 /* appl registers (128K) */ + 0x00 0x38040000 0x0 0x00040000 /* iATU_DMA reg space (256K) */ + 0x00 0x38080000 0x0 0x00040000 /* DBI reg space (256K) */ + 0x18 0x00000000 0x4 0x00000000>; /* Address Space (16G) */ + reg-names = "appl", "atu_dma", "dbi", "addr_space"; + + status = "disabled"; + + num-lanes = <8>; + num-ib-windows = <2>; + num-ob-windows = <8>; + + clocks = <&bpmp TEGRA194_CLK_PEX0_CORE_0>; + clock-names = "core"; + + resets = <&bpmp TEGRA194_RESET_PEX0_CORE_0_APB>, + <&bpmp TEGRA194_RESET_PEX0_CORE_0>; + reset-names = "apb", "core"; + + interrupts = ; /* controller interrupt */ + interrupt-names = "intr"; + + nvidia,bpmp = <&bpmp 0>; + + nvidia,aspm-cmrt-us = <60>; + nvidia,aspm-pwr-on-t-us = <20>; + nvidia,aspm-l0s-entrance-latency-us = <3>; + }; + + pcie_ep@141a0000 { + compatible = "nvidia,tegra194-pcie-ep", "snps,dw-pcie-ep"; + power-domains = <&bpmp TEGRA194_POWER_DOMAIN_PCIEX8A>; + reg = <0x00 0x141a0000 0x0 0x00020000 /* appl registers (128K) */ + 0x00 0x3a040000 0x0 0x00040000 /* iATU_DMA reg space (256K) */ + 0x00 0x3a080000 0x0 0x00040000 /* DBI reg space (256K) */ + 0x1c 0x00000000 0x4 0x00000000>; /* Address Space (16G) */ + reg-names = "appl", "atu_dma", "dbi", "addr_space"; + + status = "disabled"; + + num-lanes = <8>; + num-ib-windows = <2>; + num-ob-windows = <8>; + + pinctrl-names = "default"; + pinctrl-0 = <&clkreq_c5_bi_dir_state>; + + clocks = <&bpmp TEGRA194_CLK_PEX1_CORE_5>; + clock-names = "core"; + + resets = <&bpmp TEGRA194_RESET_PEX1_CORE_5_APB>, + <&bpmp TEGRA194_RESET_PEX1_CORE_5>; + reset-names = "apb", "core"; + + interrupts = ; /* controller interrupt */ + interrupt-names = "intr"; + + nvidia,bpmp = <&bpmp 5>; + + nvidia,aspm-cmrt-us = <60>; + nvidia,aspm-pwr-on-t-us = <20>; + nvidia,aspm-l0s-entrance-latency-us = <3>; + }; + sysram@40000000 { compatible = "nvidia,tegra194-sysram", "mmio-sram"; reg = <0x0 0x40000000 0x0 0x50000>; -- 2.17.1