Received: by 2002:a25:8b91:0:0:0:0:0 with SMTP id j17csp4639699ybl; Mon, 13 Jan 2020 17:38:00 -0800 (PST) X-Google-Smtp-Source: APXvYqws7LxwUFkbTLId3xeRn+JKoDgO3XHT4dBDQ9D716Oi+dmhvceVDPwhKvUDjfbdBn0zWdoF X-Received: by 2002:a05:6830:149a:: with SMTP id s26mr15743084otq.55.1578965880532; Mon, 13 Jan 2020 17:38:00 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1578965880; cv=none; d=google.com; s=arc-20160816; b=nBuNwoTvc66bAX584BuAQT2egOrf01gBHSBomcRstf8/mfqKxrMO5D2ACOeZZ/PQmx LfjfDaVRFBgZ+pX0jXI9Pl9TiEJZ2HfBeKky07OtMV5v4O9tI4RqEpLaBivGO6GeFrt3 rTMuqTTICuj7KW2WaxzFIpST/ys6lvjgVUhqu+9wJ3Cc+QjqSdcFxLvwDiCA/b/cdGBo LFaMS0kBvlQsz031Clj4eo+CC9CPRRkIg1CIN467m+leNwcUkjWNVmquAFZoO7LVKejH qhT4VgsRfrffCn+ZJ9+zz6jmHtnw5ag7dlaJVGKCYs4depTqNpul3WNoFygWGGf8xxmx 0x0w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from; bh=vb7nUogTbQ6kVmhDcOcBNq0ygsciio5Mim6X1qesRew=; b=NFEM2OXE+xe3VZXMVZs++7h6R/qPH9oIKp/ZZaJaOX2TU/GHMYB/x9lbVSSX97JSFr ZdMoX69EUATFg9sFkcxZpck0L3lldOEhlAeasjU3NuFM+WsfufGQIof4IyweY2OaCTXg MXao64bShChLgYVe6fbH6S+L/IyLWfuG4BScoYoYGBmlHcDCeSdKguGK4YoBtELGaNuk dxb/eOwQAx6ZjDs2pMn7O/CsboB4aPcMfH5zJmzCtf3YpFJjFKV11yxDzXDGk14gXexd SeCCbWZ4irujw5GNUbrLnPDG+1yYbSaCsVFnP/PEnsAQ1BJfI+4NeBlQLInXPsXd3XDL 3uzw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nxp.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id d5si5320269otp.174.2020.01.13.17.37.48; Mon, 13 Jan 2020 17:38:00 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nxp.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1729451AbgANBaV (ORCPT + 99 others); Mon, 13 Jan 2020 20:30:21 -0500 Received: from inva020.nxp.com ([92.121.34.13]:46084 "EHLO inva020.nxp.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1728802AbgANBaU (ORCPT ); Mon, 13 Jan 2020 20:30:20 -0500 Received: from inva020.nxp.com (localhost [127.0.0.1]) by inva020.eu-rdc02.nxp.com (Postfix) with ESMTP id B52FA1A01C9; Tue, 14 Jan 2020 02:30:17 +0100 (CET) Received: from invc005.ap-rdc01.nxp.com (invc005.ap-rdc01.nxp.com [165.114.16.14]) by inva020.eu-rdc02.nxp.com (Postfix) with ESMTP id 3B32E1A07BA; Tue, 14 Jan 2020 02:30:12 +0100 (CET) Received: from localhost.localdomain (shlinux2.ap.freescale.net [10.192.224.44]) by invc005.ap-rdc01.nxp.com (Postfix) with ESMTP id D2002402C7; Tue, 14 Jan 2020 09:30:05 +0800 (SGT) From: Anson Huang To: mturquette@baylibre.com, sboyd@kernel.org, robh+dt@kernel.org, mark.rutland@arm.com, shawnguo@kernel.org, s.hauer@pengutronix.de, kernel@pengutronix.de, festevam@gmail.com, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Cc: Linux-imx@nxp.com Subject: [PATCH V2 2/3] dt-bindings: clock: Convert i.MX8MM to json-schema Date: Tue, 14 Jan 2020 09:26:06 +0800 Message-Id: <1578965167-31588-2-git-send-email-Anson.Huang@nxp.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1578965167-31588-1-git-send-email-Anson.Huang@nxp.com> References: <1578965167-31588-1-git-send-email-Anson.Huang@nxp.com> X-Virus-Scanned: ClamAV using ClamSMTP Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Convert the i.MX8MM clock binding to DT schema format using json-schema Signed-off-by: Anson Huang --- No change. --- .../devicetree/bindings/clock/imx8mm-clock.txt | 29 --------- .../devicetree/bindings/clock/imx8mm-clock.yaml | 68 ++++++++++++++++++++++ 2 files changed, 68 insertions(+), 29 deletions(-) delete mode 100644 Documentation/devicetree/bindings/clock/imx8mm-clock.txt create mode 100644 Documentation/devicetree/bindings/clock/imx8mm-clock.yaml diff --git a/Documentation/devicetree/bindings/clock/imx8mm-clock.txt b/Documentation/devicetree/bindings/clock/imx8mm-clock.txt deleted file mode 100644 index 8e4ab9e..0000000 --- a/Documentation/devicetree/bindings/clock/imx8mm-clock.txt +++ /dev/null @@ -1,29 +0,0 @@ -* Clock bindings for NXP i.MX8M Mini - -Required properties: -- compatible: Should be "fsl,imx8mm-ccm" -- reg: Address and length of the register set -- #clock-cells: Should be <1> -- clocks: list of clock specifiers, must contain an entry for each required - entry in clock-names -- clock-names: should include the following entries: - - "osc_32k" - - "osc_24m" - - "clk_ext1" - - "clk_ext2" - - "clk_ext3" - - "clk_ext4" - -clk: clock-controller@30380000 { - compatible = "fsl,imx8mm-ccm"; - reg = <0x0 0x30380000 0x0 0x10000>; - #clock-cells = <1>; - clocks = <&osc_32k>, <&osc_24m>, <&clk_ext1>, <&clk_ext2>, - <&clk_ext3>, <&clk_ext4>; - clock-names = "osc_32k", "osc_24m", "clk_ext1", "clk_ext2", - "clk_ext3", "clk_ext4"; -}; - -The clock consumer should specify the desired clock by having the clock -ID in its "clocks" phandle cell. See include/dt-bindings/clock/imx8mm-clock.h -for the full list of i.MX8M Mini clock IDs. diff --git a/Documentation/devicetree/bindings/clock/imx8mm-clock.yaml b/Documentation/devicetree/bindings/clock/imx8mm-clock.yaml new file mode 100644 index 0000000..f5be181 --- /dev/null +++ b/Documentation/devicetree/bindings/clock/imx8mm-clock.yaml @@ -0,0 +1,68 @@ +# SPDX-License-Identifier: GPL-2.0 +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/bindings/clock/imx8mm-clock.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: NXP i.MX8M Mini Clock Control Module Binding + +maintainers: + - Anson Huang + +description: | + NXP i.MX8M Mini clock control module is an integrated clock controller, which + generates and supplies to all modules. + +properties: + compatible: + const: fsl,imx8mm-ccm + + reg: + maxItems: 1 + + clocks: + items: + - description: 32k osc + - description: 24m osc + - description: ext1 clock input + - description: ext2 clock input + - description: ext3 clock input + - description: ext4 clock input + + clock-names: + items: + - const: osc_32k + - const: osc_24m + - const: clk_ext1 + - const: clk_ext2 + - const: clk_ext3 + - const: clk_ext4 + + '#clock-cells': + const: 1 + description: + The clock consumer should specify the desired clock by having the clock + ID in its "clocks" phandle cell. See include/dt-bindings/clock/imx8mm-clock.h + for the full list of i.MX8M Mini clock IDs. + +required: + - compatible + - reg + - clocks + - clock-names + - '#clock-cells' + +examples: + # Clock Control Module node: + - | + clk: clock-controller@30380000 { + compatible = "fsl,imx8mm-ccm"; + reg = <0x30380000 0x10000>; + #clock-cells = <1>; + clocks = <&osc_32k>, <&osc_24m>, <&clk_ext1>, <&clk_ext2>, + <&clk_ext3>, <&clk_ext4>; + clock-names = "osc_32k", "osc_24m", "clk_ext1", "clk_ext2", + "clk_ext3", "clk_ext4"; + }; + +... -- 2.7.4