Received: by 2002:a25:8b91:0:0:0:0:0 with SMTP id j17csp4666807ybl; Mon, 13 Jan 2020 18:12:31 -0800 (PST) X-Google-Smtp-Source: APXvYqzNFi0U8K7XTWP5y2EwldLNR2/3PEqiOBCo3K8nUdq3yk/6F2OPIjvBAbI1fhCJp4zoaefS X-Received: by 2002:a05:6808:8d5:: with SMTP id k21mr15534225oij.121.1578967951571; Mon, 13 Jan 2020 18:12:31 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1578967951; cv=none; d=google.com; s=arc-20160816; b=FRfD2MdMKP/73row+82zOI5G4CnxwPsx0ux7cqlhjvkDuGG+05jWsIfd4Spej5ksm5 UU7KbG8BFMBeRONkDsPzov1rvIDE3r171gSSVQdL4IKIqLLxNPHwQ8E8atVt3nuSClcT H3Bxe/6jAE0ETz4D0Vi1cFeyxkEll21UcGVWYCXauV9cniF/wPC3zdVaHy1SAaZH1SXq 04XmpnewnOMKgSPNEpGKc5wjzxw4JR2xfiL8EpGcqTiMkWjcW+R61gKgL5Xe7GnhG3Ey yDHUomDi/0O8fapFjdI3/zf1LPTUWaJ8WBUYYOkO8V1DUic0mnoxrZn5v73RflzEaXa0 RE4w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:message-id:date:subject:cc:to:from; bh=502TlGVHWZg7A8hvwcedDZ7ag/ecI/NmkF1hoAqc9z8=; b=j3qdTgnr8FopjQg986Ur/Q0AOn3xwbUFkS0j47Y4nKVBsuK2dmtWrtQflaLDTA8Jy6 fsb0ahbhRRMJfipxhZuwLxKLi5xB1XfOso2trGm8x9fBzf4wO/EXKCbmucWw5dkPUuQc o8fvFaw1mp/83ReCNXW9x7L0XACyX5WZpm+IaHY87awSK0G+6vfxmIJPDI3WaiG3/mv9 kP+bjBqYrwHwvzntHTw1SM+eJf4FBdSsKd57/iLuyTGraf4lqsQPAI7epycrU82U4T7S JHaMJjRcQ/eHj8+tyGupyiEjJqgUwluwXdYcI4fLhHGIk+2nMNyalndzdspV/prnsdzr pp2g== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nxp.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id c21si8197440otr.223.2020.01.13.18.12.19; Mon, 13 Jan 2020 18:12:31 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nxp.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1729425AbgANBaU (ORCPT + 99 others); Mon, 13 Jan 2020 20:30:20 -0500 Received: from inva020.nxp.com ([92.121.34.13]:46054 "EHLO inva020.nxp.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727556AbgANBaU (ORCPT ); Mon, 13 Jan 2020 20:30:20 -0500 Received: from inva020.nxp.com (localhost [127.0.0.1]) by inva020.eu-rdc02.nxp.com (Postfix) with ESMTP id 10DA51A0D49; Tue, 14 Jan 2020 02:30:17 +0100 (CET) Received: from invc005.ap-rdc01.nxp.com (invc005.ap-rdc01.nxp.com [165.114.16.14]) by inva020.eu-rdc02.nxp.com (Postfix) with ESMTP id 8F0131A0F55; Tue, 14 Jan 2020 02:30:11 +0100 (CET) Received: from localhost.localdomain (shlinux2.ap.freescale.net [10.192.224.44]) by invc005.ap-rdc01.nxp.com (Postfix) with ESMTP id BFCC8402B0; Tue, 14 Jan 2020 09:30:04 +0800 (SGT) From: Anson Huang To: mturquette@baylibre.com, sboyd@kernel.org, robh+dt@kernel.org, mark.rutland@arm.com, shawnguo@kernel.org, s.hauer@pengutronix.de, kernel@pengutronix.de, festevam@gmail.com, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Cc: Linux-imx@nxp.com Subject: [PATCH V2 1/3] dt-bindings: clock: Convert i.MX8MQ to json-schema Date: Tue, 14 Jan 2020 09:26:05 +0800 Message-Id: <1578965167-31588-1-git-send-email-Anson.Huang@nxp.com> X-Mailer: git-send-email 2.7.4 X-Virus-Scanned: ClamAV using ClamSMTP Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Convert the i.MX8MQ clock binding to DT schema format using json-schema Signed-off-by: Anson Huang --- Changes since V1: - Correct the compatible string, should be "fsl,imx8mq-ccm"; --- .../devicetree/bindings/clock/imx8mq-clock.txt | 20 ------ .../devicetree/bindings/clock/imx8mq-clock.yaml | 72 ++++++++++++++++++++++ 2 files changed, 72 insertions(+), 20 deletions(-) delete mode 100644 Documentation/devicetree/bindings/clock/imx8mq-clock.txt create mode 100644 Documentation/devicetree/bindings/clock/imx8mq-clock.yaml diff --git a/Documentation/devicetree/bindings/clock/imx8mq-clock.txt b/Documentation/devicetree/bindings/clock/imx8mq-clock.txt deleted file mode 100644 index 52de826..0000000 --- a/Documentation/devicetree/bindings/clock/imx8mq-clock.txt +++ /dev/null @@ -1,20 +0,0 @@ -* Clock bindings for NXP i.MX8M Quad - -Required properties: -- compatible: Should be "fsl,imx8mq-ccm" -- reg: Address and length of the register set -- #clock-cells: Should be <1> -- clocks: list of clock specifiers, must contain an entry for each required - entry in clock-names -- clock-names: should include the following entries: - - "ckil" - - "osc_25m" - - "osc_27m" - - "clk_ext1" - - "clk_ext2" - - "clk_ext3" - - "clk_ext4" - -The clock consumer should specify the desired clock by having the clock -ID in its "clocks" phandle cell. See include/dt-bindings/clock/imx8mq-clock.h -for the full list of i.MX8M Quad clock IDs. diff --git a/Documentation/devicetree/bindings/clock/imx8mq-clock.yaml b/Documentation/devicetree/bindings/clock/imx8mq-clock.yaml new file mode 100644 index 0000000..77790f0 --- /dev/null +++ b/Documentation/devicetree/bindings/clock/imx8mq-clock.yaml @@ -0,0 +1,72 @@ +# SPDX-License-Identifier: GPL-2.0 +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/bindings/clock/imx8mq-clock.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: NXP i.MX8M Quad Clock Control Module Binding + +maintainers: + - Anson Huang + +description: | + NXP i.MX8M Quad clock control module is an integrated clock controller, which + generates and supplies to all modules. + +properties: + compatible: + const: fsl,imx8mq-ccm + + reg: + maxItems: 1 + + clocks: + items: + - description: 32k osc + - description: 25m osc + - description: 27m osc + - description: ext1 clock input + - description: ext2 clock input + - description: ext3 clock input + - description: ext4 clock input + + clock-names: + items: + - const: ckil + - const: osc_25m + - const: osc_27m + - const: clk_ext1 + - const: clk_ext2 + - const: clk_ext3 + - const: clk_ext4 + + '#clock-cells': + const: 1 + description: + The clock consumer should specify the desired clock by having the clock + ID in its "clocks" phandle cell. See include/dt-bindings/clock/imx8mq-clock.h + for the full list of i.MX8M Quad clock IDs. + +required: + - compatible + - reg + - clocks + - clock-names + - '#clock-cells' + +examples: + # Clock Control Module node: + - | + clk: clock-controller@30380000 { + compatible = "fsl,imx8mq-ccm"; + reg = <0x30380000 0x10000>; + #clock-cells = <1>; + clocks = <&ckil>, <&osc_25m>, <&osc_27m>, + <&clk_ext1>, <&clk_ext2>, + <&clk_ext3>, <&clk_ext4>; + clock-names = "ckil", "osc_25m", "osc_27m", + "clk_ext1", "clk_ext2", + "clk_ext3", "clk_ext4"; + }; + +... -- 2.7.4