Received: by 2002:a25:8b91:0:0:0:0:0 with SMTP id j17csp4896276ybl;
        Mon, 13 Jan 2020 23:27:33 -0800 (PST)
X-Google-Smtp-Source: APXvYqxvbcameIwIJAXQmKatfTEZXtyzB3QORAhf1I5L5w9+uPF7MTSWO3b5v9efSb/3b5c4fbyZ
X-Received: by 2002:a9d:62c2:: with SMTP id z2mr16730813otk.309.1578986853143;
        Mon, 13 Jan 2020 23:27:33 -0800 (PST)
ARC-Seal: i=1; a=rsa-sha256; t=1578986853; cv=none;
        d=google.com; s=arc-20160816;
        b=KqAPTUu97sFdqKArXZeo9KdL3i3Z5mvaOKzxuyfaXHUoqsRirqnWUeUaRFVQv6RTLm
         qp/pEE9LNOljsVJPpAcSZ5tDgydEQ2OP4ta6xG06JNxdD674UgiHYpJwHy4lYCKKyZml
         gfXL+j3AYV6KHyq8iIHkBVIsR49l6N42LZPURLo7ILJ10msjtAl6xS1rdioNDSRVFQE6
         XDgyY2RmU6QGgeeo3m31uzCwLouaoGT47dTWxv0/NoCQu6oll+ob4Sx45BKh77p0D+vH
         +UxA69F+7tA1GJIToLIh7PufUT9dUDoY+ET+RogYIWPybee3DZr4EsSh+bplUCKha7eV
         1Kpw==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:dkim-signature:mime-version:references
         :in-reply-to:message-id:date:subject:cc:to:from;
        bh=VFUM1s1jmFt1PAdkk9S9M5PaGdWUfNkjJRE5E38qO4E=;
        b=abyZguQaFeygluDzZXYMu7z+6pY3+JumRsyEF42YKKb0cQ7w98UEH2DBG2JHmY7DPJ
         uvpc6aLZya/pw9DNRHHwOPA+2bWeScWOMGy6KfrEPX61lHqgG9+3ozdpljAlS3mrs0XG
         7KUa4x/a0WfL0TXw/NSq8HUBUtWaR7xJ5cJhy0fOOtoMyYmyzzeUu4pPSUoxSGYVHgFs
         7sFBpzdCeOsISw6DzAmHrOoJa4ZS7o+VP/eNCYKBAbnkOOwfg5s2+Q1BFl7GHmPQDl9T
         k/yqj9wZqlejUSDeWI5tawC6X3zsrVDXgD1bv8IMumil4SMBDJ4W8gEXkzy9WrYwLoZ8
         NHOg==
ARC-Authentication-Results: i=1; mx.google.com;
       dkim=pass header.i=@nvidia.com header.s=n1 header.b=W0+2Y9jU;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com
Return-Path: <linux-kernel-owner@vger.kernel.org>
Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67])
        by mx.google.com with ESMTP id j5si6878755oii.114.2020.01.13.23.27.21;
        Mon, 13 Jan 2020 23:27:33 -0800 (PST)
Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Authentication-Results: mx.google.com;
       dkim=pass header.i=@nvidia.com header.s=n1 header.b=W0+2Y9jU;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1729076AbgANHYh (ORCPT <rfc822;gklkml16@gmail.com> + 99 others);
        Tue, 14 Jan 2020 02:24:37 -0500
Received: from hqnvemgate26.nvidia.com ([216.228.121.65]:13855 "EHLO
        hqnvemgate26.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1728993AbgANHYd (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Tue, 14 Jan 2020 02:24:33 -0500
Received: from hqpgpgate102.nvidia.com (Not Verified[216.228.121.13]) by hqnvemgate26.nvidia.com (using TLS: TLSv1.2, DES-CBC3-SHA)
        id <B5e1d6c9c0000>; Mon, 13 Jan 2020 23:24:12 -0800
Received: from hqmail.nvidia.com ([172.20.161.6])
  by hqpgpgate102.nvidia.com (PGP Universal service);
  Mon, 13 Jan 2020 23:24:31 -0800
X-PGP-Universal: processed;
        by hqpgpgate102.nvidia.com on Mon, 13 Jan 2020 23:24:31 -0800
Received: from HQMAIL107.nvidia.com (172.20.187.13) by HQMAIL105.nvidia.com
 (172.20.187.12) with Microsoft SMTP Server (TLS) id 15.0.1473.3; Tue, 14 Jan
 2020 07:24:31 +0000
Received: from hqnvemgw03.nvidia.com (10.124.88.68) by HQMAIL107.nvidia.com
 (172.20.187.13) with Microsoft SMTP Server (TLS) id 15.0.1473.3 via Frontend
 Transport; Tue, 14 Jan 2020 07:24:31 +0000
Received: from skomatineni-linux.nvidia.com (Not Verified[10.2.169.242]) by hqnvemgw03.nvidia.com with Trustwave SEG (v7,5,8,10121)
        id <B5e1d6cae0003>; Mon, 13 Jan 2020 23:24:31 -0800
From:   Sowjanya Komatineni <skomatineni@nvidia.com>
To:     <skomatineni@nvidia.com>, <thierry.reding@gmail.com>,
        <jonathanh@nvidia.com>, <broonie@kernel.org>,
        <lgirdwood@gmail.com>, <perex@perex.cz>, <tiwai@suse.com>,
        <digetx@gmail.com>, <mperttunen@nvidia.com>,
        <gregkh@linuxfoundation.org>, <sboyd@kernel.org>,
        <robh+dt@kernel.org>, <mark.rutland@arm.com>
CC:     <pdeschrijver@nvidia.com>, <pgaikwad@nvidia.com>,
        <spujar@nvidia.com>, <josephl@nvidia.com>,
        <daniel.lezcano@linaro.org>, <mmaddireddy@nvidia.com>,
        <markz@nvidia.com>, <devicetree@vger.kernel.org>,
        <linux-clk@vger.kernel.org>, <linux-tegra@vger.kernel.org>,
        <linux-kernel@vger.kernel.org>
Subject: [PATCH v8 04/22] clk: tegra: Fix Tegra PMC clock out parents
Date:   Mon, 13 Jan 2020 23:24:09 -0800
Message-ID: <1578986667-16041-5-git-send-email-skomatineni@nvidia.com>
X-Mailer: git-send-email 2.7.4
In-Reply-To: <1578986667-16041-1-git-send-email-skomatineni@nvidia.com>
References: <1578986667-16041-1-git-send-email-skomatineni@nvidia.com>
X-NVConfidentiality: public
MIME-Version: 1.0
Content-Type: text/plain
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nvidia.com; s=n1;
        t=1578986652; bh=VFUM1s1jmFt1PAdkk9S9M5PaGdWUfNkjJRE5E38qO4E=;
        h=X-PGP-Universal:From:To:CC:Subject:Date:Message-ID:X-Mailer:
         In-Reply-To:References:X-NVConfidentiality:MIME-Version:
         Content-Type;
        b=W0+2Y9jUB8mQEKc8ERsV0YMpqGyvwrnRilFww/JM1TfFbJ4wz28x6SH1w8K77JWX5
         PUYwxpxQ7wuXxzZUUhCyTdijeWv8BLbfrCTdgSgdbTtENywFSg1c2Sil5td+CcFr5A
         +4IBUqQetewrffJidIU34LR+HrSB7yRK5+jwfVmz9MyJu+5aAAG/hPMqel+10mNCVn
         OaVvfuRvrzfrSw2hSHr7ZDgPvQZ1rvexxIdbC1hsx3oQ2qsc9JbkVYAXpZ7TA3Z4y+
         VcJ1BDDAUgbZvvYbVk8aelDzSIFFDwzesTLVGXSUW78r7stGAu4NIXqEeHRcYcpEoX
         F2mSLK4juFoYQ==
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

Tegra PMC clocks clk_out_1, clk_out_2, and clk_out_3 supported parents
are osc, osc_div2, osc_div4 and extern clock.

Clock driver is using incorrect parents clk_m, clk_m_div2, clk_m_div4
for PMC clocks.

This patch fixes this.

Tested-by: Dmitry Osipenko <digetx@gmail.com>
Reviewed-by: Dmitry Osipenko <digetx@gmail.com>
Signed-off-by: Sowjanya Komatineni <skomatineni@nvidia.com>
---
 drivers/clk/tegra/clk-tegra-pmc.c | 12 ++++++------
 1 file changed, 6 insertions(+), 6 deletions(-)

diff --git a/drivers/clk/tegra/clk-tegra-pmc.c b/drivers/clk/tegra/clk-tegra-pmc.c
index bec3e008335f..5e044ba1ae36 100644
--- a/drivers/clk/tegra/clk-tegra-pmc.c
+++ b/drivers/clk/tegra/clk-tegra-pmc.c
@@ -49,16 +49,16 @@ struct pmc_clk_init_data {
 
 static DEFINE_SPINLOCK(clk_out_lock);
 
-static const char *clk_out1_parents[] = { "clk_m", "clk_m_div2",
-	"clk_m_div4", "extern1",
+static const char *clk_out1_parents[] = { "osc", "osc_div2",
+	"osc_div4", "extern1",
 };
 
-static const char *clk_out2_parents[] = { "clk_m", "clk_m_div2",
-	"clk_m_div4", "extern2",
+static const char *clk_out2_parents[] = { "osc", "osc_div2",
+	"osc_div4", "extern2",
 };
 
-static const char *clk_out3_parents[] = { "clk_m", "clk_m_div2",
-	"clk_m_div4", "extern3",
+static const char *clk_out3_parents[] = { "osc", "osc_div2",
+	"osc_div4", "extern3",
 };
 
 static struct pmc_clk_init_data pmc_clks[] = {
-- 
2.7.4