Received: by 2002:a25:8b91:0:0:0:0:0 with SMTP id j17csp5450427ybl; Tue, 14 Jan 2020 09:07:54 -0800 (PST) X-Google-Smtp-Source: APXvYqxYmf/F4kbkAXArLcji8G4Tdz4Nh3s6ZEEGYSdhA/a2IPgHW2C+q7oVQkHfvf1WHIkFIBX+ X-Received: by 2002:a05:6830:1d6e:: with SMTP id l14mr17558176oti.32.1579021674863; Tue, 14 Jan 2020 09:07:54 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1579021674; cv=none; d=google.com; s=arc-20160816; b=XkKa2RAo71yzkkJwP1ZLzPEra6VKVEUa5ukn7XAIiEnSBZaZH3xMykUbHPI2QyKTVz k2NFGCJ7D9CPcGVFBsZV+AhXoHE0qb7TZ2UXWoubrxuyOCsX+k4oFTY1uR7mmjDbL4c2 7LMHWSMX6zf+Crzs23xfaMWPBdKmp4SubA+Z4rpgaYRSW+YNz1XU4wkNnpc2snqAyKyv BZ4SrdPsmLCufckeQ+4kR8blV7RrEwgxZn0wiotHD4i5YADfKQoxVTa9Of8wQC1jtUrY lbmIG2kYrVQx9fRjG4QoJrFLMWbpF32suUx5hAPa2Q3TUuEm48rRAA/8hOr5icrSXoQW IBAw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from; bh=GUnwYRaIir/A5ofKqEAgZ1x9uXhNDMYyMGtWPmx4HMg=; b=Li2yFvpQ5oAQueE5O4eXY2vbfczKMMgGheel0RiX2qZ6ulS6KxyppBRsEaVZDjKGHU TGL+SYQi2h/a/q65ou+QCLPPozmKrKjyQtoFe3Biv1lZ5YkVlewQI8LF91wDclW25Ng2 6w8aw40U198oGnoSkzTN7crcpl5gk7C+ctI5BRWbzwDjG0KqX1WA3C6AHz0kXvlty/pi +K9WMcFCcKONxLEDdQiNUchR24axbfjhwrtONCeU6D76V08AzhMU8yFnPz2x9c8ss5V8 3Uj5XXCobJ9TzXpTlsMtFD/W8RjIHo005xtMKYUAz1WpNqq8Hs7UcWbBl3n8CjqGTiQN Stuw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id p62si7552254oig.101.2020.01.14.09.07.41; Tue, 14 Jan 2020 09:07:54 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728820AbgANRGX (ORCPT + 99 others); Tue, 14 Jan 2020 12:06:23 -0500 Received: from relay6-d.mail.gandi.net ([217.70.183.198]:58159 "EHLO relay6-d.mail.gandi.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726450AbgANRGX (ORCPT ); Tue, 14 Jan 2020 12:06:23 -0500 X-Originating-IP: 91.224.148.103 Received: from localhost.localdomain (unknown [91.224.148.103]) (Authenticated sender: miquel.raynal@bootlin.com) by relay6-d.mail.gandi.net (Postfix) with ESMTPSA id 5A41EC0004; Tue, 14 Jan 2020 17:06:17 +0000 (UTC) From: Miquel Raynal To: Masahiro Yamada , linux-mtd@lists.infradead.org Cc: Miquel Raynal , Marek Vasut , Mark Rutland , Vignesh Raghavendra , Richard Weinberger , linux-kernel@vger.kernel.org, Ley Foon Tan , Dinh Nguyen , devicetree@vger.kernel.org, Rob Herring Subject: Re: [PATCH v3 3/5] dt-bindings: mtd: denali_dt: document reset property Date: Tue, 14 Jan 2020 18:06:07 +0100 Message-Id: <20200114170607.1762-1-miquel.raynal@bootlin.com> X-Mailer: git-send-email 2.20.1 In-Reply-To: <20191220113155.28177-4-yamada.masahiro@socionext.com> References: MIME-Version: 1.0 X-linux-mtd-patch-notification: thanks X-linux-mtd-patch-commit: 66ab41b69859dd499fa251d9e8155370e7447afa Content-Transfer-Encoding: 8bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Fri, 2019-12-20 at 11:31:53 UTC, Masahiro Yamada wrote: > According to the Denali NAND Flash Memory Controller User's Guide, > this IP has two reset signals. > > rst_n: reset most of FFs in the controller core > reg_rst_n: reset all FFs in the register interface, and in the > initialization sequencer > > This commit specifies these reset signals. > > It is possible to control them separately from the IP point of view > although they might be often tied up together in actual SoC integration. > > At least for the upstream platforms, Altera/Intel SOCFPGA and Socionext > UniPhier, the reset controller seems to provide only 1-bit control for > the NAND controller. If it is the case, the resets property should > reference to the same phandles for "nand" and "reg" resets, like this: > > resets = <&nand_rst>, <&nand_rst>; > reset-names = "nand", "reg"; > > Signed-off-by: Masahiro Yamada > Acked-by: Rob Herring Applied to https://git.kernel.org/pub/scm/linux/kernel/git/mtd/linux.git nand/next, thanks. Miquel