Received: by 2002:a25:8b91:0:0:0:0:0 with SMTP id j17csp8365467ybl; Thu, 16 Jan 2020 15:26:00 -0800 (PST) X-Google-Smtp-Source: APXvYqzve/n4ssuTFFVZt9CK6ZCVQvqcc2tQ8QIuK7ldpDGRJGOMmO/1ADIR/4G5ouvArRaKdNsu X-Received: by 2002:aca:cc87:: with SMTP id c129mr1301087oig.13.1579217160630; Thu, 16 Jan 2020 15:26:00 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1579217160; cv=none; d=google.com; s=arc-20160816; b=VLuizWWr6AKpjnoTbsuKznJyxekX9Y47pCUSP6r+olgkaiSjQL1iDHep/CeKPK7DNG JPknrWnFDjxB8yCZk9X2k7JSR0sMhpsjuA32PTPJaKl9rp1Oyp+1X6hQ2H2YaAaJDXEZ wz/cvheCkPQMQb9ut8fP3+J24GVpueZa7ktjp0PYJ+Tuk/L74ZXPhdkWJ3T4ZYmaCetJ vbl+f4n/vRVHYe2RjZk+9h2VwP/rXslYTj6Aq+9ltTNZl7QBm1n04Y0Ypvcpa5ZVhsfr GP8fnHNH+fWdc7Kfi2jIwyM+/dEnT62tjdHqZ23Kxy63oPZO0CaOEPmH9l/SsVzH20ms iN1A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding :robot-unsubscribe:robot-id:message-id:mime-version:references :in-reply-to:cc:subject:to:reply-to:from:date; bh=jOeyOPahukj8Fig3h8IWPyu17u4rij+/0WgTpXtNI5Q=; b=S6gDRwzQ1kJTmYFTphTlzunC+j2fm/X7F5WJ8Y1HZpEyI8IPdElZT0OawyBoLi5W9R Tk6KgCExvX1qILlVMehWrafeJYrf60HvPkEZmEhQe1E/1v7Ujwxs2aEl1Us4nKZHDU4U herhDYFVQ99ZNaLBpNWcfu9i39leE0un3F1NypiolNfnEaTuo7HajscdP7qEUs5eotEz 3E5ZX0kZdKpOnbDiTKNvrz/q0jYyfOZOVS5p5yNLhdSOTHt3ZHFGrEYf8xV7cdfbaUDZ 3n4bCMTknbheIwHnyVeVoxBhTeN34Mj5f/bTxP3Q2vBrgL5aENUjjtHdBXnFPXZzF7Zp voDA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id b20si14459111otf.199.2020.01.16.15.25.48; Thu, 16 Jan 2020 15:26:00 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2388291AbgAPVCo (ORCPT + 99 others); Thu, 16 Jan 2020 16:02:44 -0500 Received: from Galois.linutronix.de ([193.142.43.55]:53377 "EHLO Galois.linutronix.de" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726994AbgAPVCm (ORCPT ); Thu, 16 Jan 2020 16:02:42 -0500 Received: from [5.158.153.53] (helo=tip-bot2.lab.linutronix.de) by Galois.linutronix.de with esmtpsa (TLS1.2:DHE_RSA_AES_256_CBC_SHA256:256) (Exim 4.80) (envelope-from ) id 1isCHl-00013g-0y; Thu, 16 Jan 2020 22:02:37 +0100 Received: from [127.0.1.1] (localhost [IPv6:::1]) by tip-bot2.lab.linutronix.de (Postfix) with ESMTP id 7F7901C0E70; Thu, 16 Jan 2020 22:02:36 +0100 (CET) Date: Thu, 16 Jan 2020 21:02:36 -0000 From: "tip-bot2 for Yazen Ghannam" Reply-to: linux-kernel@vger.kernel.org To: linux-tip-commits@vger.kernel.org Subject: [tip: ras/core] x86/MCE/AMD, EDAC/mce_amd: Add new Load Store unit McaType Cc: Yazen Ghannam , Borislav Petkov , x86 , LKML In-Reply-To: <20200110015651.14887-2-Yazen.Ghannam@amd.com> References: <20200110015651.14887-2-Yazen.Ghannam@amd.com> MIME-Version: 1.0 Message-ID: <157920855629.396.3345590993818919194.tip-bot2@tip-bot2> X-Mailer: tip-git-log-daemon Robot-ID: Robot-Unsubscribe: Contact to get blacklisted from these emails Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: 7bit X-Linutronix-Spam-Score: -1.0 X-Linutronix-Spam-Level: - X-Linutronix-Spam-Status: No , -1.0 points, 5.0 required, ALL_TRUSTED=-1,SHORTCIRCUIT=-0.0001 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org The following commit has been merged into the ras/core branch of tip: Commit-ID: 89a76171bf50bd20d44338408b8c09433c302956 Gitweb: https://git.kernel.org/tip/89a76171bf50bd20d44338408b8c09433c302956 Author: Yazen Ghannam AuthorDate: Fri, 10 Jan 2020 01:56:47 Committer: Borislav Petkov CommitterDate: Thu, 16 Jan 2020 17:09:02 +01:00 x86/MCE/AMD, EDAC/mce_amd: Add new Load Store unit McaType Add support for a new version of the Load Store unit bank type as indicated by its McaType value, which will be present in future SMCA systems. Add the new (HWID, MCATYPE) tuple. Reuse the same name, since this is logically the same to the user. Also, add the new error descriptions to edac_mce_amd. Signed-off-by: Yazen Ghannam Signed-off-by: Borislav Petkov Link: https://lkml.kernel.org/r/20200110015651.14887-2-Yazen.Ghannam@amd.com --- arch/x86/include/asm/mce.h | 1 + arch/x86/kernel/cpu/mce/amd.c | 2 ++ drivers/edac/mce_amd.c | 28 ++++++++++++++++++++++++++++ 3 files changed, 31 insertions(+) diff --git a/arch/x86/include/asm/mce.h b/arch/x86/include/asm/mce.h index c8ff6f6..4359b95 100644 --- a/arch/x86/include/asm/mce.h +++ b/arch/x86/include/asm/mce.h @@ -290,6 +290,7 @@ extern void apei_mce_report_mem_error(int corrected, /* These may be used by multiple smca_hwid_mcatypes */ enum smca_bank_types { SMCA_LS = 0, /* Load Store */ + SMCA_LS_V2, /* Load Store */ SMCA_IF, /* Instruction Fetch */ SMCA_L2_CACHE, /* L2 Cache */ SMCA_DE, /* Decoder Unit */ diff --git a/arch/x86/kernel/cpu/mce/amd.c b/arch/x86/kernel/cpu/mce/amd.c index 5167bd2..36211b9 100644 --- a/arch/x86/kernel/cpu/mce/amd.c +++ b/arch/x86/kernel/cpu/mce/amd.c @@ -78,6 +78,7 @@ struct smca_bank_name { static struct smca_bank_name smca_names[] = { [SMCA_LS] = { "load_store", "Load Store Unit" }, + [SMCA_LS_V2] = { "load_store", "Load Store Unit" }, [SMCA_IF] = { "insn_fetch", "Instruction Fetch Unit" }, [SMCA_L2_CACHE] = { "l2_cache", "L2 Cache" }, [SMCA_DE] = { "decode_unit", "Decode Unit" }, @@ -138,6 +139,7 @@ static struct smca_hwid smca_hwid_mcatypes[] = { /* ZN Core (HWID=0xB0) MCA types */ { SMCA_LS, HWID_MCATYPE(0xB0, 0x0), 0x1FFFFF }, + { SMCA_LS_V2, HWID_MCATYPE(0xB0, 0x10), 0xFFFFFF }, { SMCA_IF, HWID_MCATYPE(0xB0, 0x1), 0x3FFF }, { SMCA_L2_CACHE, HWID_MCATYPE(0xB0, 0x2), 0xF }, { SMCA_DE, HWID_MCATYPE(0xB0, 0x3), 0x1FF }, diff --git a/drivers/edac/mce_amd.c b/drivers/edac/mce_amd.c index ea622c6..aa6ea53 100644 --- a/drivers/edac/mce_amd.c +++ b/drivers/edac/mce_amd.c @@ -175,6 +175,33 @@ static const char * const smca_ls_mce_desc[] = { "L2 Fill Data error", }; +static const char * const smca_ls2_mce_desc[] = { + "An ECC error was detected on a data cache read by a probe or victimization", + "An ECC error or L2 poison was detected on a data cache read by a load", + "An ECC error was detected on a data cache read-modify-write by a store", + "An ECC error or poison bit mismatch was detected on a tag read by a probe or victimization", + "An ECC error or poison bit mismatch was detected on a tag read by a load", + "An ECC error or poison bit mismatch was detected on a tag read by a store", + "An ECC error was detected on an EMEM read by a load", + "An ECC error was detected on an EMEM read-modify-write by a store", + "A parity error was detected in an L1 TLB entry by any access", + "A parity error was detected in an L2 TLB entry by any access", + "A parity error was detected in a PWC entry by any access", + "A parity error was detected in an STQ entry by any access", + "A parity error was detected in an LDQ entry by any access", + "A parity error was detected in a MAB entry by any access", + "A parity error was detected in an SCB entry state field by any access", + "A parity error was detected in an SCB entry address field by any access", + "A parity error was detected in an SCB entry data field by any access", + "A parity error was detected in a WCB entry by any access", + "A poisoned line was detected in an SCB entry by any access", + "A SystemReadDataError error was reported on read data returned from L2 for a load", + "A SystemReadDataError error was reported on read data returned from L2 for an SCB store", + "A SystemReadDataError error was reported on read data returned from L2 for a WCB store", + "A hardware assertion error was reported", + "A parity error was detected in an STLF, SCB EMEM entry or SRB store data by any access", +}; + static const char * const smca_if_mce_desc[] = { "Op Cache Microtag Probe Port Parity Error", "IC Microtag or Full Tag Multi-hit Error", @@ -378,6 +405,7 @@ struct smca_mce_desc { static struct smca_mce_desc smca_mce_descs[] = { [SMCA_LS] = { smca_ls_mce_desc, ARRAY_SIZE(smca_ls_mce_desc) }, + [SMCA_LS_V2] = { smca_ls2_mce_desc, ARRAY_SIZE(smca_ls2_mce_desc) }, [SMCA_IF] = { smca_if_mce_desc, ARRAY_SIZE(smca_if_mce_desc) }, [SMCA_L2_CACHE] = { smca_l2_mce_desc, ARRAY_SIZE(smca_l2_mce_desc) }, [SMCA_DE] = { smca_de_mce_desc, ARRAY_SIZE(smca_de_mce_desc) },