Received: by 2002:a25:8b91:0:0:0:0:0 with SMTP id j17csp2347536ybl; Mon, 20 Jan 2020 01:01:40 -0800 (PST) X-Google-Smtp-Source: APXvYqy6zNlHouCRI3oaFPla5gp8j57rVtrWoMxj6gcTPe1sAzj7LsNENkzXp5U34iXmoI7ti1u7 X-Received: by 2002:a05:6830:154a:: with SMTP id l10mr7798395otp.44.1579510900623; Mon, 20 Jan 2020 01:01:40 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1579510900; cv=none; d=google.com; s=arc-20160816; b=DisJXcT8WFJ8/rLsIPWHljBxyGM/huiOBM+Jn5JexSEZhepO1xMNhsjalyBzZMsi6o V7mT8zLDlZikPCPYYfybS7jYV7lF8l4Zi76V4W/W68UZ7elxVzuETvRAEuuWYRr9SQ7T T+OfXcBV18MNJLa/mlL6kOQoc1fx9gxf7j8aIwtTaO4ylEvCqXdYkPTW930lRdzefg31 eEJkQn7uTgdfNl7XWtutTWFjO69xUirMbWy3B+QIZj6U1AOrlBONmbIOzY+5TsybLwlj xg9ngogcbAF3w2uCsUItHaqC7+w+ZuDk7GwcJnUTDuSUL+hDbHNSFGyewBO8prKHysi8 6roA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding :content-language:in-reply-to:mime-version:user-agent:date :message-id:organization:from:references:cc:to:subject; bh=q4ZupKD+bU+GgYPC+hRtzhFXK3JkRm3RzzH0yIGV9mE=; b=FtZ6shslady7Hrre7+pgtUHdZwFXF0dSajbW2OGkBLVPaDR9/t8MWLsejHMbvOwohL UNq4lTi/bYisyN2gxsUSF3NfcjlUGo05WBejPTb8sqHm8ZmcqYv3L7Pvn4fvJOR919z3 z4BFH/bT1ZkMNfZQ+K89W3GrwTD6V9L51RoVREYaFVtey9IUrm+h9YfNPga4QwgbpLpo oInYzv02tRjpPV/YBL6WBt2NIsNatc72ojuTP0TYe5B0kOBR8+AmQZ9xJO8foI8KHOd4 KglL9vqGXkTcLeGdHBzDAhCScd4May6mN35iMbUb7nSTqJeftf6C5dvfH1ZHVaawme9V bB3Q== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id z25si16556977oic.23.2020.01.20.01.01.28; Mon, 20 Jan 2020 01:01:40 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727066AbgATI7K (ORCPT + 99 others); Mon, 20 Jan 2020 03:59:10 -0500 Received: from mga02.intel.com ([134.134.136.20]:36396 "EHLO mga02.intel.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726988AbgATI7K (ORCPT ); Mon, 20 Jan 2020 03:59:10 -0500 X-Amp-Result: SKIPPED(no attachment in message) X-Amp-File-Uploaded: False Received: from fmsmga002.fm.intel.com ([10.253.24.26]) by orsmga101.jf.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384; 20 Jan 2020 00:59:09 -0800 X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.70,341,1574150400"; d="scan'208";a="258634448" Received: from ahunter-desktop.fi.intel.com (HELO [10.237.72.167]) ([10.237.72.167]) by fmsmga002.fm.intel.com with ESMTP; 20 Jan 2020 00:59:06 -0800 Subject: Re: [PATCH V2 1/2] mmc: sdhci: Let a vendor driver supply and update ADMA descriptor size To: Veerabhadrarao Badiganti , ulf.hansson@linaro.org Cc: asutoshd@codeaurora.org, stummala@codeaurora.org, sayalil@codeaurora.org, cang@codeaurora.org, rampraka@codeaurora.org, linux-mmc@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org References: <1579194192-7942-1-git-send-email-vbadigan@codeaurora.org> <1579194192-7942-2-git-send-email-vbadigan@codeaurora.org> From: Adrian Hunter Organization: Intel Finland Oy, Registered Address: PL 281, 00181 Helsinki, Business Identity Code: 0357606 - 4, Domiciled in Helsinki Message-ID: Date: Mon, 20 Jan 2020 10:58:11 +0200 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:68.0) Gecko/20100101 Thunderbird/68.2.2 MIME-Version: 1.0 In-Reply-To: <1579194192-7942-2-git-send-email-vbadigan@codeaurora.org> Content-Type: text/plain; charset=utf-8 Content-Language: en-US Content-Transfer-Encoding: 7bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 16/01/20 7:03 pm, Veerabhadrarao Badiganti wrote: > Let a vendor driver supply the maximum descriptor size that it > can operate on. ADMA descriptor table would be allocated using this > supplied size. > If any SD Host controller is of version prior to v4.10 spec > but supports 16byte descriptor, this change allows them to supply > correct descriptor size for ADMA table allocation. > > Also let a vendor driver update the descriptor size by overriding > sdhc_host->desc_size if it has to operates on a different descriptor > sizes in different conditions. > > Suggested-by: Adrian Hunter > Signed-off-by: Veerabhadrarao Badiganti A couple of minor comments below but with those changes: Acked-by: Adrian Hunter > --- > drivers/mmc/host/sdhci.c | 7 +++++-- > drivers/mmc/host/sdhci.h | 1 + > 2 files changed, 6 insertions(+), 2 deletions(-) > > diff --git a/drivers/mmc/host/sdhci.c b/drivers/mmc/host/sdhci.c > index 3140fe2..19a5ad3 100644 > --- a/drivers/mmc/host/sdhci.c > +++ b/drivers/mmc/host/sdhci.c > @@ -3822,9 +3822,12 @@ int sdhci_setup_host(struct sdhci_host *host) > void *buf; > > if (host->flags & SDHCI_USE_64_BIT_DMA) { > + if (!host->alloc_desc_sz) > + host->alloc_desc_sz = > + SDHCI_ADMA2_64_DESC_SZ(host); > + host->desc_sz = host->alloc_desc_sz; > host->adma_table_sz = host->adma_table_cnt * > - SDHCI_ADMA2_64_DESC_SZ(host); > - host->desc_sz = SDHCI_ADMA2_64_DESC_SZ(host); > + host->desc_sz; > } else { > host->adma_table_sz = host->adma_table_cnt * > SDHCI_ADMA2_32_DESC_SZ; Please also initialize host->alloc_desc_sz for the 32-bit case here. > diff --git a/drivers/mmc/host/sdhci.h b/drivers/mmc/host/sdhci.h > index 0ed3e0e..8e7c77d 100644 > --- a/drivers/mmc/host/sdhci.h > +++ b/drivers/mmc/host/sdhci.h > @@ -555,6 +555,7 @@ struct sdhci_host { > dma_addr_t align_addr; /* Mapped bounce buffer */ > > unsigned int desc_sz; /* ADMA descriptor size */ Please amend the comment above to: /* ADMA current descriptor size */ > + unsigned int alloc_desc_sz; /* ADMA descr. max size host supports */ > > struct workqueue_struct *complete_wq; /* Request completion wq */ > struct work_struct complete_work; /* Request completion work */ >