Received: by 2002:a25:8b91:0:0:0:0:0 with SMTP id j17csp2674956ybl; Mon, 20 Jan 2020 07:19:59 -0800 (PST) X-Google-Smtp-Source: APXvYqylhAQr44grmhZUgC+mqzWyLSVxKoY7IFySAzinJaEc/r5W/aaesnZOUosYVNVdRIzYaw8s X-Received: by 2002:a05:6830:15ca:: with SMTP id j10mr16640418otr.190.1579533599022; Mon, 20 Jan 2020 07:19:59 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1579533599; cv=none; d=google.com; s=arc-20160816; b=ITm5H/MvUUGQd1O8TtXSsZWBLU2JAKrjNZYglHKfqGW1ySr6aJ+bi8ecZnJS9gFniQ cU7JYGdNUu/TihRKw9fOZ5dqKjwWxylwC8ZlvN2Zlu4QUNqxVUtxfd0iUf/XP1KZZGCl 1kdW6xNxLQKc0xI3FtuVikyxzohX1RC/fS7d/a2KRnSTLNe+JC4+0nEgQ4Wr5oYA3+Hw 9ZDOhG9UReRPNKpeU2G5BXJwCL1T0itPauNKqqAz98XlDA0d5wWy7dlTGlLF/qgHDwDi +JJkkvToFx6QfrCj3A/4F2hJVns4KkZ4sw0lxd67E8hwIGRJvvZ90OWgbz2w+72ThE7E Cm/A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:user-agent:in-reply-to :content-disposition:mime-version:references:message-id:subject:cc :to:from:date; bh=EFCasxbLEnQ2IT/u8Xu0eR0pl3XSo+fTo6qBFgV2qoY=; b=jYi6XNFGAmztGG25fnNJgg9wMjEth4YUPp8OfPWKNvEmm+Y85jOs14zLTHBbVGUSja JDrYkM2nv9Chae3OiByJeFt2TsI+2woL3lAWK2OaSjBqIX9iJ1Rd275+zbd28oI9rk5r oqxJio26k8NzFA8TwX0SGspdtWXNCSGjZr31yQ8qEIv+bSBsVCRMzPaCqAAZiI7gk87p Eivx00U12jL4GtwsU05EBeULM2N82igwUF7q7njTqKSFUJ7jMNK+1hVGJtlNVqv/zmPz 5oSfveheJZtin2+e7V8ub3wfcSJsFGMGm9s4Ihak1usApBsSAkyX/CmjUBdMr4bUJkDv 5Rtw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id v9si10713426otp.219.2020.01.20.07.19.46; Mon, 20 Jan 2020 07:19:59 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728709AbgATPS5 (ORCPT + 99 others); Mon, 20 Jan 2020 10:18:57 -0500 Received: from foss.arm.com ([217.140.110.172]:33568 "EHLO foss.arm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726626AbgATPS5 (ORCPT ); Mon, 20 Jan 2020 10:18:57 -0500 Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.121.207.14]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id 60D2D30E; Mon, 20 Jan 2020 07:18:56 -0800 (PST) Received: from e121166-lin.cambridge.arm.com (e121166-lin.cambridge.arm.com [10.1.196.255]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id 661003F52E; Mon, 20 Jan 2020 07:18:54 -0800 (PST) Date: Mon, 20 Jan 2020 15:18:49 +0000 From: Lorenzo Pieralisi To: Thierry Reding Cc: Vidya Sagar , bjorn@helgaas.com, Bjorn Helgaas , "Rafael J. Wysocki" , Len Brown , Andrew Murray , treding@nvidia.com, jonathanh@nvidia.com, linux-tegra@vger.kernel.org, linux-pci@vger.kernel.org, linux-acpi@vger.kernel.org, LKML , kthota@nvidia.com, mmaddireddy@nvidia.com, sagar.tv@gmail.com Subject: Re: [PATCH] PCI: Add MCFG quirks for Tegra194 host controllers Message-ID: <20200120151849.GA24402@e121166-lin.cambridge.arm.com> References: <20200103174935.5612-1-vidyas@nvidia.com> <9a767725-9671-6402-4e1c-a648f5a7860b@nvidia.com> <20200117121736.GA7072@e121166-lin.cambridge.arm.com> <20200120111042.GA203160@ulmo> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20200120111042.GA203160@ulmo> User-Agent: Mutt/1.9.4 (2018-02-28) Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Mon, Jan 20, 2020 at 12:10:42PM +0100, Thierry Reding wrote: [...] > > > Currently the BSP has the kernel booting through Device Tree mechanism > > > and there is a plan to support UEFI based boot as well in the future software > > > releases for which we need this quirky way of handling ECAM. > > > Tegra194 is going to be the only and last chip with this issue and next chip > > > in line in Tegra SoC series will be fully compliant with ECAM. > > > > ACPI on ARM64 works on a standard subset of systems, defined by the > > ARM SBSA: > > > > http://infocenter.arm.com/help/topic/com.arm.doc.den0029c/Server_Base_System_Architecture_v6_0_ARM_DEN_0029C_SBSA_6_0.pdf > > I don't understand what you're saying here. Are you saying that you want > to prevent vendors from upstreaming code that they need to support their > ACPI based platforms? I understand that the lack of support for proper > ECAM means that a platform will not be SBSA compatible, but I wasn't > aware that lack of SBSA compatibility meant that a platform would be > prohibited from implementing ACPI support in an upstream kernel. ACPI on ARM64 requires a set of HW components described in the SBSA. If those HW requirements are not fulfilled you can't bootstrap an ARM64 system with ACPI - it is as simple as that. It is not even appropriate to discuss this on a Linux mailing list anymore since it is HW requirements and it has been public information since ACPI on ARM64 was first enabled. > > These patches will have to be carried out of tree, the MCFG quirk > > mechanism (merged as Bjorn said more than three years ago) was supposed > > to be a temporary plaster to bootstrap server platforms with teething > > issues, the aim is to remove it eventually not to add more code to it > > indefinitely. > > Now, I fully agree that quirks are suboptimal and we'd all prefer if we > didn't have to deal with them. Unfortunately the reality is that > mistakes happen and hardware doesn't always work the way we want it to. > There's plenty of other quirk mechanisms in the kernel, and frankly this > one isn't really that bad in comparison. Because you don't have to maintain it ;) - I think I said what I had to say about the MCFG mechanism in the past - it has been three years and counting - it is time to remove it rather that adding to it. > > So I am afraid but this quirk (and any other coming our way) will not be > > merged in an upstream kernel anymore - for any queries please put Nvidia > > in touch. > > Again, I don't understand what you're trying to achieve here. You seem > to be saying that we categorically can't support this hardware because > it isn't fully SBSA compatible. I am not trying to achieve anything - I am just stating public information - let me repeat it again for interested readers: to bootstrap an ARM64 system with ACPI the platform HW design must follow the SBSA guidelines. > Do you have any alternative suggestions on how we can support this in an > upstream kernel? Booting with a device tree ? > We realized a while ago that we cannot achieve proper ECAM on Tegra194 > because of some issues with the hardware and we've provided this as > feedback to the hardware engineers. As a result, the next generation of > Tegra should no longer suffer from these issues. We will bootstrap next generation Tegra with ACPI then, there are SBSA tests available for compliancy - again, that's a matter for Nvidia and Arm to settle, not a mailing list discussion. > As for Tegra194, that chip taped out two years ago and it isn't possible > to make it fully ECAM compliant other than by revising the chip, which, > frankly, isn't going to happen. > > So I see two options here: either we find a way of dealing with this, by > either merging this quirk or finding an alternative solution, or we make > the decision that some hardware just can't be supported. > > The former is fairly common, whereas I've never heard of the latter. What does this mean ? Should I wreck the upstream kernel to make it boot with ACPI on *any* ARM64 platform out there then ? My stance is clear above and the ACPI PCI programming model - inclusive of firmware - has been there since ACPI was deployed, if ACPI support is required HW must comply, either that or it is out of tree patches and I can't be blamed for that. Thanks, Lorenzo