Received: by 2002:a25:8b91:0:0:0:0:0 with SMTP id j17csp4981743ybl; Wed, 22 Jan 2020 08:10:26 -0800 (PST) X-Google-Smtp-Source: APXvYqwYLfvNxbYwee/xvsqSu+ZkiG+4cnXVY6YQvDw4dh5kxaHy0Oat+Y/PU/rAfLpEyULLllYi X-Received: by 2002:a05:6830:1f19:: with SMTP id u25mr8194961otg.170.1579709426292; Wed, 22 Jan 2020 08:10:26 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1579709426; cv=none; d=google.com; s=arc-20160816; b=FL1BCOiVVMk5NZieCZpvNfXklOHAf9rbd+YRvO2s6PznD34dG6ZzolTfRzE/cWaIbQ 55R9Wbqpl+n/9Bcgft1GvZyUkyjo+1bg/FbtJHdd0H1nuor0Owmx95Lzk2MRsuK+YqXE CTNGL+7Mc9yY6ZNJ2tLdg0FUkSTn8Lo01gJHv+rFUCbkSaQHVZNX6BqGrLD7e1cWqQgv pYkKbkx+BeY52FYIhc2T0foq2xcKaQ06z18Uv2pXjFEJcXcHqYvq3nPbKflMlbyNxYzA s69o+xJsIDSji3km2Tu0N/dhiLX+Qgbad4kefbSTlVP4I0Qn6OaPBGSTZSqbFnnKJLW9 jtrw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dkim-signature; bh=VxnzGBrXJdc5++MOR2PqTgd6vfK8aKrNf+LXo8LzP7Q=; b=Gl1jrPjJaoR2NwTjB0VtOFE48kTq0i2Z4rg9BSMYZG4Dvr/9RXJ5QFiwGbnEVVbHX2 LEvh7fJcA9p5zhoRmAdlpXqLGfcTtAlzE8Z8i/sxa9PIDWYVpoOZOdSBwNTM9kNeNNbS c/c7M6GIwz4rcNtAs/JeJHQHdHQ9gOQqQcocPgxuSv3ST1ilvzwTkvCGZqWCx9LjO5s5 RXGBn/G4dO8H2azHkTOjJJGsWVceluhFPcyOhx9eQ+iIUKqsdKF/JCZEp1lGHdSsy/G3 IPhQc+wzVkjMLcc7xDjyZBrCTXAkqSF4mSXup50hxPgQK6HMG3FpoByNz1m1YS0Hq1i+ jhCQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@gmail.com header.s=20161025 header.b=qxR1XMuT; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id i13si22556325otc.228.2020.01.22.08.10.13; Wed, 22 Jan 2020 08:10:26 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=fail header.i=@gmail.com header.s=20161025 header.b=qxR1XMuT; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1729083AbgAVQIf (ORCPT + 99 others); Wed, 22 Jan 2020 11:08:35 -0500 Received: from mail-pl1-f196.google.com ([209.85.214.196]:37090 "EHLO mail-pl1-f196.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1728709AbgAVQIM (ORCPT ); Wed, 22 Jan 2020 11:08:12 -0500 Received: by mail-pl1-f196.google.com with SMTP id c23so3205187plz.4; Wed, 22 Jan 2020 08:08:12 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=sender:from:to:cc:subject:date:message-id:in-reply-to:references; bh=VxnzGBrXJdc5++MOR2PqTgd6vfK8aKrNf+LXo8LzP7Q=; b=qxR1XMuTLp+SYfGdNoCDzUDWY2LBbgQYgk6BKHo+yZqVB1gP1XGJyqQFTzyzw0A5Uj 2ovBzdmFXhO5IDVRBLsmgRW7r6QVoSW/Zbizt65D6NHopegfWW8r66HKp/e9PY/RkCTp tfwLBuYZ3x+p3qfGkx6BgZXa4v8zbEWC2iR/Pdh2HlS1i8QXXD8CR98pSfyPEDlzOecV rSBe8TXJvEwnQYoMlml8yojC5AVD6K6nlDq34E/qv7shMP9I/7eyL24BCj4/jtRVXYqx VjGJ+aHRqSA//wuQe6+lADqD3AhoJHXbse3kUHJIaGUQsMVdeAecGZLI45+qJbt+uR7C 4Lng== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:sender:from:to:cc:subject:date:message-id :in-reply-to:references; bh=VxnzGBrXJdc5++MOR2PqTgd6vfK8aKrNf+LXo8LzP7Q=; b=jPHrM0Ja7CFWBrodNKgGM7kNju/ZzOB9yS+6QY+7d7gAlqsUIBFtTYGhy7iFZKQ/NP NMcGdG23CNdaQwMUhj70LDX61EWAdU/fXXHIFhgyTiGeWnPw/BVn88U6IZtrDASvdujc LOyG8AqkWOyJ30/DUfqaFpXOhtzlKuxtloxRQKgdHOMxOBKaaztQW1QweMAIGuMawTsQ vZ0gARyo8BdcLt36/L4D0/pdT9KSqePP4fqDPRez12kCR68PH8WHBV2awZ1gODQdIQI1 iYPB7+Awk3GjHBFCTuEvejasuIxwu2a8iWhmMDJeC4oAf4qbyiSURTD2LtM0bHnNfnyS TeqA== X-Gm-Message-State: APjAAAUVN0Y6WDX4LsMYzWzD0EJKg+QceM0SVOkaKdImpOH3sgrvsAok kyijn2GDschfTO5WOPlfDeUkZv2Z X-Received: by 2002:a17:90a:c691:: with SMTP id n17mr3870151pjt.41.1579709291402; Wed, 22 Jan 2020 08:08:11 -0800 (PST) Received: from localhost ([2600:1700:e321:62f0:329c:23ff:fee3:9d7c]) by smtp.gmail.com with ESMTPSA id l2sm47959028pff.59.2020.01.22.08.08.10 (version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256); Wed, 22 Jan 2020 08:08:10 -0800 (PST) From: Guenter Roeck To: linux-hwmon@vger.kernel.org Cc: linux-kernel@vger.kernel.org, Clemens Ladisch , Jean Delvare , Brad Campbell , =?UTF-8?q?Ondrej=20=C4=8Cerman?= , Bernhard Gebetsberger , Holger Kiehl , Michael Larabel , Jonathan McDowell , Ken Moffat , Sebastian Reichel , Darren Salt , Guenter Roeck Subject: [PATCH v4 3/6] hwmon: (k10temp) Report temperatures per CPU die Date: Wed, 22 Jan 2020 08:07:57 -0800 Message-Id: <20200122160800.12560-4-linux@roeck-us.net> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20200122160800.12560-1-linux@roeck-us.net> References: <20200122160800.12560-1-linux@roeck-us.net> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Zen2 reports reporting temperatures per CPU die (called Core Complex Dies, or CCD, by AMD). Add support for it to the k10temp driver. Tested-by: Brad Campbell Tested-by: Bernhard Gebetsberger Tested-by: Holger Kiehl Tested-by: Michael Larabel Tested-by: Jonathan McDowell Tested-by: Ken Moffat Tested-by: Darren Salt Signed-off-by: Guenter Roeck --- drivers/hwmon/k10temp.c | 80 ++++++++++++++++++++++++++++++++++++++++- 1 file changed, 79 insertions(+), 1 deletion(-) diff --git a/drivers/hwmon/k10temp.c b/drivers/hwmon/k10temp.c index c45f6498a59b..0af096b061fa 100644 --- a/drivers/hwmon/k10temp.c +++ b/drivers/hwmon/k10temp.c @@ -5,6 +5,12 @@ * * Copyright (c) 2009 Clemens Ladisch * Copyright (c) 2020 Guenter Roeck + * + * Implementation notes: + * - CCD1 and CCD2 register address information as well as the calculation to + * convert raw register values is from https://github.com/ocerman/zenpower. + * The information is not confirmed from chip datasheets, but experiments + * suggest that it provides reasonable temperature values. */ #include @@ -61,6 +67,8 @@ static DEFINE_MUTEX(nb_smu_ind_mutex); /* F17h M01h Access througn SMN */ #define F17H_M01H_REPORTED_TEMP_CTRL_OFFSET 0x00059800 +#define F17H_M70H_CCD1_TEMP 0x00059954 +#define F17H_M70H_CCD2_TEMP 0x00059958 #define CUR_TEMP_SHIFT 21 #define CUR_TEMP_RANGE_SEL_MASK BIT(19) @@ -72,6 +80,8 @@ struct k10temp_data { int temp_offset; u32 temp_adjust_mask; bool show_tdie; + bool show_tccd1; + bool show_tccd2; }; struct tctl_offset { @@ -143,6 +153,8 @@ static long get_raw_temp(struct k10temp_data *data) const char *k10temp_temp_label[] = { "Tdie", "Tctl", + "Tccd1", + "Tccd2", }; static int k10temp_read_labels(struct device *dev, @@ -172,6 +184,16 @@ static int k10temp_read(struct device *dev, enum hwmon_sensor_types type, if (*val < 0) *val = 0; break; + case 2: /* Tccd1 */ + amd_smn_read(amd_pci_dev_to_node_id(data->pdev), + F17H_M70H_CCD1_TEMP, ®val); + *val = (regval & 0xfff) * 125 - 305000; + break; + case 3: /* Tccd2 */ + amd_smn_read(amd_pci_dev_to_node_id(data->pdev), + F17H_M70H_CCD2_TEMP, ®val); + *val = (regval & 0xfff) * 125 - 305000; + break; default: return -EOPNOTSUPP; } @@ -206,8 +228,24 @@ static umode_t k10temp_is_visible(const void *_data, case hwmon_temp: switch (attr) { case hwmon_temp_input: - if (channel && !data->show_tdie) + switch (channel) { + case 0: /* Tdie, or Tctl if we don't show it */ + break; + case 1: /* Tctl */ + if (!data->show_tdie) + return 0; + break; + case 2: /* Tccd1 */ + if (!data->show_tccd1) + return 0; + break; + case 3: /* Tccd2 */ + if (!data->show_tccd2) + return 0; + break; + default: return 0; + } break; case hwmon_temp_max: if (channel) @@ -229,8 +267,24 @@ static umode_t k10temp_is_visible(const void *_data, return 0; break; case hwmon_temp_label: + /* No labels if we don't show the die temperature */ if (!data->show_tdie) return 0; + switch (channel) { + case 0: /* Tdie */ + case 1: /* Tctl */ + break; + case 2: /* Tccd1 */ + if (!data->show_tccd1) + return 0; + break; + case 3: /* Tccd2 */ + if (!data->show_tccd2) + return 0; + break; + default: + return 0; + } break; default: return 0; @@ -281,6 +335,8 @@ static const struct hwmon_channel_info *k10temp_info[] = { HWMON_T_INPUT | HWMON_T_MAX | HWMON_T_CRIT | HWMON_T_CRIT_HYST | HWMON_T_LABEL, + HWMON_T_INPUT | HWMON_T_LABEL, + HWMON_T_INPUT | HWMON_T_LABEL, HWMON_T_INPUT | HWMON_T_LABEL), NULL }; @@ -326,9 +382,31 @@ static int k10temp_probe(struct pci_dev *pdev, const struct pci_device_id *id) data->read_htcreg = read_htcreg_nb_f15; data->read_tempreg = read_tempreg_nb_f15; } else if (boot_cpu_data.x86 == 0x17 || boot_cpu_data.x86 == 0x18) { + u32 regval; + data->temp_adjust_mask = CUR_TEMP_RANGE_SEL_MASK; data->read_tempreg = read_tempreg_nb_f17; data->show_tdie = true; + + switch (boot_cpu_data.x86_model) { + case 0x1: /* Zen */ + case 0x8: /* Zen+ */ + case 0x11: /* Zen APU */ + case 0x18: /* Zen+ APU */ + break; + case 0x31: /* Zen2 Threadripper */ + case 0x71: /* Zen2 */ + amd_smn_read(amd_pci_dev_to_node_id(pdev), + F17H_M70H_CCD1_TEMP, ®val); + if (regval & 0xfff) + data->show_tccd1 = true; + + amd_smn_read(amd_pci_dev_to_node_id(pdev), + F17H_M70H_CCD2_TEMP, ®val); + if (regval & 0xfff) + data->show_tccd2 = true; + break; + } } else { data->read_htcreg = read_htcreg_pci; data->read_tempreg = read_tempreg_pci; -- 2.17.1