Received: by 2002:a25:8b91:0:0:0:0:0 with SMTP id j17csp121723ybl; Wed, 22 Jan 2020 17:26:50 -0800 (PST) X-Google-Smtp-Source: APXvYqzHF2V+8Jj70+xZpIqXreGxeYqclTNz6X4LXX1Z1wJKOfJm72bpc9/njiOMxvofwvUaLyFA X-Received: by 2002:aca:af8b:: with SMTP id y133mr8961696oie.73.1579742810373; Wed, 22 Jan 2020 17:26:50 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1579742810; cv=none; d=google.com; s=arc-20160816; b=RPFgdamakZY/Mr9kgNYpKWvU6a4zcrJHFCH4bnKNUU6NdRJ1SbZegnVrTI0EXyLVKy mSie5tMafWHz2snTLolUBwQYnHOLBchcmqVJmnq43i0YWs0M+mVdcGXSYfodduiM5qcl 1yOtLp9Waz1NX84ewDbZIQoTd5h6cEHILVtmh4r+Ba5baOVnxR0B7rJCnwNCv5WDGSNo IN2y7z83Rx35TPdswBYzoprcy6tNueMBh9i/ycy0hWK/T0vAKHTphsOimoRdln4TRAgZ FzVkFAHDtzY0qajLjN8mj5mjk7VeSJTtWzR0cw5m8L44zYqQXg9/iD6Zrg3j0CpqMmCt TWIg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=2gBER1PvepW7C/LmCCkcdmnlievV9RChs4q6y2glIWI=; b=SEQBjpoSNkKbwP9/o4LiiQMy6BCyNKN1LMwSEqX9ASBHs7paDmofug/rhlXpD553Eu 1NlCnFYaxTjaGj7yvKXfjSepBAC1b1W3vBKj0Q/+gZ5+cX5Xn/oNhVsIzOABzqwDSpfI kUngd7Tfy26Q48rqwEwj7Ep1aSBy5uuMMyRqdZx8c2957SvaH4uxUHh2lWr0etAV3vMi yxMwv7BIpvl4OVKxg0ok25yEFSWvNM3aLU7KR4XPqu2awcbv4MEpvBTHHvTN1En0dDR8 +fwdNd0bp6yxdQSvxUYKsuaer/5PbMwC163W3ayN5Nm95W+fqKAhVx3ixF69Iy21GYyh O7dw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@alliedtelesis.co.nz header.s=mail181024 header.b=pjkIA38Z; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=alliedtelesis.co.nz Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id a128si128229oib.142.2020.01.22.17.26.38; Wed, 22 Jan 2020 17:26:50 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@alliedtelesis.co.nz header.s=mail181024 header.b=pjkIA38Z; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=alliedtelesis.co.nz Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726780AbgAWBY1 (ORCPT + 99 others); Wed, 22 Jan 2020 20:24:27 -0500 Received: from gate2.alliedtelesis.co.nz ([202.36.163.20]:36149 "EHLO gate2.alliedtelesis.co.nz" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1725924AbgAWBY1 (ORCPT ); Wed, 22 Jan 2020 20:24:27 -0500 Received: from mmarshal3.atlnz.lc (mmarshal3.atlnz.lc [10.32.18.43]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (Client did not present a certificate) by gate2.alliedtelesis.co.nz (Postfix) with ESMTPS id 1B1E883640; Thu, 23 Jan 2020 14:24:25 +1300 (NZDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=alliedtelesis.co.nz; s=mail181024; t=1579742665; bh=2gBER1PvepW7C/LmCCkcdmnlievV9RChs4q6y2glIWI=; h=From:To:Cc:Subject:Date:In-Reply-To:References; b=pjkIA38ZB5aUZtzAvBfkJfF/9RlOXtV7rSfh1FSvaZ2NPaebxek3u5f6pdb2MQOd/ nvyZmTsYLALDJG8bzbyXUkohjbOAVU5dqeESueCruDKwLNrIgMW/j/yo+uYdGe1vxo ryrE9B3arko2Y25VoICqs8baRI5pSUJGuXgVH3gWViQjSetCkUysWW0ZnRCrkFg+L1 wLrxR2v7VfpP8n6hc7mruoydKdtENs4bkEezdXEsTbmzVqx5sgYBiR5HUfYuGqvBbm Zg5U3Vj7LSjVNqbKkV3tjMbv5Kq7ImVz/I5+N25w6bufEn0gZY2P5JT5IEjB78ubWY hIyljr4YE0vpg== Received: from smtp (Not Verified[10.32.16.33]) by mmarshal3.atlnz.lc with Trustwave SEG (v7,5,8,10121) id ; Thu, 23 Jan 2020 14:23:28 +1300 Received: from chrisp-dl.ws.atlnz.lc (chrisp-dl.ws.atlnz.lc [10.33.22.20]) by smtp (Postfix) with ESMTP id 7FB5613EF90; Thu, 23 Jan 2020 14:23:23 +1300 (NZDT) Received: by chrisp-dl.ws.atlnz.lc (Postfix, from userid 1030) id DD717280071; Thu, 23 Jan 2020 14:23:24 +1300 (NZDT) From: Chris Packham To: broonie@kernel.org, robh+dt@kernel.org, mark.rutland@arm.com Cc: linux-spi@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Chris Packham Subject: [PATCH v2 2/2] spi: Add generic SPI multiplexer Date: Thu, 23 Jan 2020 14:23:17 +1300 Message-Id: <20200123012317.14808-3-chris.packham@alliedtelesis.co.nz> X-Mailer: git-send-email 2.25.0 In-Reply-To: <20200123012317.14808-1-chris.packham@alliedtelesis.co.nz> References: <20200123012317.14808-1-chris.packham@alliedtelesis.co.nz> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable x-atlnz-ls: pat Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add a SPI device driver that sits in-band and provides a SPI controller which supports chip selects via a mux-control. This enables extra SPI devices to be connected with limited native chip selects. Signed-off-by: Chris Packham --- drivers/spi/Kconfig | 12 +++ drivers/spi/Makefile | 1 + drivers/spi/spi-mux.c | 189 ++++++++++++++++++++++++++++++++++++++++++ 3 files changed, 202 insertions(+) create mode 100644 drivers/spi/spi-mux.c diff --git a/drivers/spi/Kconfig b/drivers/spi/Kconfig index 870f7797b56b..90df945490d9 100644 --- a/drivers/spi/Kconfig +++ b/drivers/spi/Kconfig @@ -880,6 +880,18 @@ config SPI_ZYNQMP_GQSPI # # Add new SPI master controllers in alphabetical order above this line # +# + +comment "SPI Multiplexer support" + +config SPI_MUX + tristate "SPI multiplexer support" + select MULTIPLEXER + help + This adds support for SPI multiplexers. Each SPI mux will be + accessible as a SPI controller, the devices behind the mux will appea= r + to be chip selects on this controller. It is still necessary to + select one or more specific mux-controller drivers. =20 # # There are lots of SPI device types, with sensors and memory diff --git a/drivers/spi/Makefile b/drivers/spi/Makefile index bb49c9e6d0a0..5f7593c84210 100644 --- a/drivers/spi/Makefile +++ b/drivers/spi/Makefile @@ -11,6 +11,7 @@ obj-$(CONFIG_SPI_MASTER) +=3D spi.o obj-$(CONFIG_SPI_MEM) +=3D spi-mem.o obj-$(CONFIG_SPI_SPIDEV) +=3D spidev.o obj-$(CONFIG_SPI_LOOPBACK_TEST) +=3D spi-loopback-test.o +obj-$(CONFIG_SPI_MUX) +=3D spi-mux.o =20 # SPI master controller drivers (bus) obj-$(CONFIG_SPI_ALTERA) +=3D spi-altera.o diff --git a/drivers/spi/spi-mux.c b/drivers/spi/spi-mux.c new file mode 100644 index 000000000000..8481067be5ae --- /dev/null +++ b/drivers/spi/spi-mux.c @@ -0,0 +1,189 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * General Purpose SPI multiplexer + */ + +#include +#include +#include +#include +#include +#include + +#define SPI_MUX_NO_CS ((unsigned int)-1) + +/** + * DOC: Driver description + * + * This driver supports a MUX on an SPI bus. This can be useful when you= need + * more chip selects than the hardware peripherals support, or than are + * available in a particular board setup. + * + * The driver will create an additional SPI controller. Devices added un= der the + * mux will be handled as 'chip selects' on this controller. + */ + +/** + * struct spi_mux_priv - the basic spi_mux structure + * @spi: pointer to the device struct attached to the parent + * spi controller + * @current_cs: The current chip select set in the mux + * @child_mesg_complete: The mux replaces the complete callback in the c= hild's + * message to its own callback; this field is used by the + * driver to store the child's callback during a transfer + * @child_mesg_context: Used to store the child's context to the callbac= k + * @child_mesg_dev: Used to store the spi_device pointer to the child + * @mux: mux_control structure used to provide chip selects for + * downstream spi devices + */ +struct spi_mux_priv { + struct spi_device *spi; + unsigned int current_cs; + + void (*child_mesg_complete)(void *context); + void *child_mesg_context; + struct spi_device *child_mesg_dev; + struct mux_control *mux; +}; + +/* should not get called when the parent controller is doing a transfer = */ +static int spi_mux_select(struct spi_device *spi) +{ + struct spi_mux_priv *priv =3D spi_controller_get_devdata(spi->controlle= r); + int ret =3D 0; + + if (priv->current_cs !=3D spi->chip_select) { + dev_dbg(&priv->spi->dev, + "setting up the mux for cs %d\n", + spi->chip_select); + + /* copy the child device's settings except for the cs */ + priv->spi->max_speed_hz =3D spi->max_speed_hz; + priv->spi->mode =3D spi->mode; + priv->spi->bits_per_word =3D spi->bits_per_word; + + ret =3D mux_control_select(priv->mux, spi->chip_select); + if (ret) + return ret; + + priv->current_cs =3D spi->chip_select; + } + + return ret; +} + +static int spi_mux_setup(struct spi_device *spi) +{ + struct spi_mux_priv *priv =3D spi_controller_get_devdata(spi->controlle= r); + + /* + * can be called multiple times, won't do a valid setup now but we will + * change the settings when we do a transfer (necessary because we + * can't predict from which device it will be anyway) + */ + return spi_setup(priv->spi); +} + +static void spi_mux_complete_cb(void *context) +{ + struct spi_mux_priv *priv =3D (struct spi_mux_priv *)context; + struct spi_controller *ctlr =3D spi_get_drvdata(priv->spi); + struct spi_message *m =3D ctlr->cur_msg; + + m->complete =3D priv->child_mesg_complete; + m->context =3D priv->child_mesg_context; + m->spi =3D priv->child_mesg_dev; + spi_finalize_current_message(ctlr); + mux_control_deselect(priv->mux); +} + +static int spi_mux_transfer_one_message(struct spi_controller *ctlr, + struct spi_message *m) +{ + struct spi_mux_priv *priv =3D spi_controller_get_devdata(ctlr); + struct spi_device *spi =3D m->spi; + int ret; + + ret =3D spi_mux_select(spi); + if (ret) + return ret; + + /* + * Replace the complete callback, context and spi_device with our own + * pointers. Save originals + */ + priv->child_mesg_complete =3D m->complete; + priv->child_mesg_context =3D m->context; + priv->child_mesg_dev =3D m->spi; + + m->complete =3D spi_mux_complete_cb; + m->context =3D priv; + m->spi =3D priv->spi; + + /* do the transfer */ + ret =3D spi_async(priv->spi, m); + return ret; +} + +static int spi_mux_probe(struct spi_device *spi) +{ + struct spi_controller *ctlr; + struct spi_mux_priv *priv; + int ret; + + ctlr =3D spi_alloc_master(&spi->dev, sizeof(*priv)); + if (!ctlr) + return -ENOMEM; + + spi_set_drvdata(spi, ctlr); + priv =3D spi_controller_get_devdata(ctlr); + priv->spi =3D spi; + + priv->mux =3D devm_mux_control_get(&spi->dev, NULL); + ret =3D PTR_ERR_OR_ZERO(priv->mux); + if (ret) { + if (ret !=3D -EPROBE_DEFER) + dev_err(&spi->dev, "failed to get control-mux\n"); + goto err_put_ctlr; + } + + priv->current_cs =3D SPI_MUX_NO_CS; + + /* supported modes are the same as our parent's */ + ctlr->mode_bits =3D spi->controller->mode_bits; + ctlr->flags =3D spi->controller->flags; + ctlr->transfer_one_message =3D spi_mux_transfer_one_message; + ctlr->setup =3D spi_mux_setup; + ctlr->num_chipselect =3D mux_control_states(priv->mux); + ctlr->bus_num =3D -1; + ctlr->dev.of_node =3D spi->dev.of_node; + + ret =3D devm_spi_register_controller(&spi->dev, ctlr); + if (ret) + goto err_put_ctlr; + + return ret; + +err_put_ctlr: + spi_controller_put(ctlr); + + return ret; +} + +static const struct of_device_id spi_mux_of_match[] =3D { + { .compatible =3D "spi-mux" }, + { }, +}; + +static struct spi_driver spi_mux_driver =3D { + .probe =3D spi_mux_probe, + .driver =3D { + .name =3D "spi-mux", + .of_match_table =3D spi_mux_of_match, + }, +}; + +module_spi_driver(spi_mux_driver); + +MODULE_DESCRIPTION("SPI multiplexer"); +MODULE_LICENSE("GPL"); --=20 2.25.0