Received: by 2002:a25:8b91:0:0:0:0:0 with SMTP id j17csp736532ybl; Fri, 24 Jan 2020 08:38:08 -0800 (PST) X-Google-Smtp-Source: APXvYqx9kGPdY98V1sGwrtjaCtwsZIsRtUXnBgwLdzt/6gzSDLZx3DMTFE3MQDxxMoYanJ+otrx6 X-Received: by 2002:a9d:7ada:: with SMTP id m26mr3418781otn.111.1579883888148; Fri, 24 Jan 2020 08:38:08 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1579883888; cv=none; d=google.com; s=arc-20160816; b=f4Pq+qpE/sTxJb/sF5PYmTF98vkqWRdGYYuxjJYXAEqQ+Zp7gCfOmFE6H/dm+UkFqH DjAY63bRmDLqOZZ4dP+BztrqB+0aIJiZJmJN4Sx6ODR5FAaPSHVMFuOVhyBf21z5G4c9 A9cyZgNwQlD7Br3tXmcD+dFwAAtlwtD43i26yOePqwTN4nz5zvc76GvYPgv0afpwzKr8 9MUOEwqCa35+FC3R/3dBFHV/U+10F8DHNfTk8dwzuYLw/pghMklyd1Pd8ujBEjOpiydw 7kqPo5frXalMi5EDcUixTrv4cK2Te2LVHee4uWMDh7ppsDWmqaBZku7dQbLpA62cHsNr Gutg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :user-agent:references:in-reply-to:message-id:date:subject:cc:to :from:dkim-signature; bh=YKI5KQxWitkmweEuQ0epm18WLyxnt9kUzSpGD1B3dEw=; b=b3eKWi5jxju6bQB5CTd/JNqV9af19lEiUypdLNoC4oQn91m83aAUj6ded7CACCCOJX YaqC8Co7Ag2O8p+qwa3N8e3APUsnud8XInFXrhEJpWTkA73u4P7KWJWiG1MlAk6EdISJ 25SuFbUyqj6HPB65DyWqW8FDbQQ0/KojxTBVruqsHWYYXu4atin8HYFbSZnqh+47nEDo X6NWZw22RLUMbgNnZFMsKntQpIpJvQuuTPne3jrGloCHq8JX1Iatv3u0k7oIHuatgXQB ku/lltQqOPoVPELcEu/6nr9NxvbD9kcesA0OyYPZMlhUNw/bVDeaZvJJimDkkzIJ4sYM 1cGg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@kernel.org header.s=default header.b=FOamHHZU; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id h5si2996025otn.280.2020.01.24.08.37.56; Fri, 24 Jan 2020 08:38:08 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@kernel.org header.s=default header.b=FOamHHZU; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728767AbgAXLIU (ORCPT + 99 others); Fri, 24 Jan 2020 06:08:20 -0500 Received: from mail.kernel.org ([198.145.29.99]:43742 "EHLO mail.kernel.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S2389646AbgAXLIS (ORCPT ); Fri, 24 Jan 2020 06:08:18 -0500 Received: from localhost (ip-213-127-102-57.ip.prioritytelecom.net [213.127.102.57]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPSA id 2F1A920708; Fri, 24 Jan 2020 11:08:16 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=default; t=1579864097; bh=sV4iwM9SEHdmE/1iFpICkuFdnRHqZTyEZmb5uZesbaQ=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=FOamHHZUhTGQU23Dgpx6XLuhUfMEVQTPqqUfjByiD79J3cJGvspp2yY706ayKIer2 dpf5YJzDxnljLprRe1QHX9sSvyLiR+xgImNzjaPFHgblwVTe8Md4zGfQHn3u89dWAG Xe47s6/ZiOCsilFd73T+aAnKjt4/yu1ix26DXPZ0= From: Greg Kroah-Hartman To: linux-kernel@vger.kernel.org Cc: Greg Kroah-Hartman , stable@vger.kernel.org, Paul Cercueil , Artur Rojek , Stephen Boyd , Sasha Levin Subject: [PATCH 4.19 171/639] clk: ingenic: jz4740: Fix gating of UDC clock Date: Fri, 24 Jan 2020 10:25:41 +0100 Message-Id: <20200124093108.582423801@linuxfoundation.org> X-Mailer: git-send-email 2.25.0 In-Reply-To: <20200124093047.008739095@linuxfoundation.org> References: <20200124093047.008739095@linuxfoundation.org> User-Agent: quilt/0.66 MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Paul Cercueil [ Upstream commit b7e29924a1a628aec60d18651b493fa1601bf944 ] The UDC clock is gated when the bit is cleared, not when it is set. Signed-off-by: Paul Cercueil Tested-by: Artur Rojek Fixes: 2b555a4b9cae ("clk: ingenic: Add missing flag for UDC clock") Signed-off-by: Stephen Boyd Signed-off-by: Sasha Levin --- drivers/clk/ingenic/jz4740-cgu.c | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) diff --git a/drivers/clk/ingenic/jz4740-cgu.c b/drivers/clk/ingenic/jz4740-cgu.c index 4479c102e8994..b86edd3282493 100644 --- a/drivers/clk/ingenic/jz4740-cgu.c +++ b/drivers/clk/ingenic/jz4740-cgu.c @@ -165,7 +165,7 @@ static const struct ingenic_cgu_clk_info jz4740_cgu_clocks[] = { .parents = { JZ4740_CLK_EXT, JZ4740_CLK_PLL_HALF, -1, -1 }, .mux = { CGU_REG_CPCCR, 29, 1 }, .div = { CGU_REG_CPCCR, 23, 1, 6, -1, -1, -1 }, - .gate = { CGU_REG_SCR, 6 }, + .gate = { CGU_REG_SCR, 6, true }, }, /* Gate-only clocks */ -- 2.20.1