Received: by 2002:a25:8b91:0:0:0:0:0 with SMTP id j17csp974347ybl; Fri, 24 Jan 2020 13:01:27 -0800 (PST) X-Google-Smtp-Source: APXvYqzlItj1s9y+Ox8hObbBjJ1hesekvMkatop+GmU8Spb4qBejRmrCX/7Hfg/FuQy3x8RNO4lH X-Received: by 2002:a9d:7305:: with SMTP id e5mr4026144otk.64.1579899687466; Fri, 24 Jan 2020 13:01:27 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1579899687; cv=none; d=google.com; s=arc-20160816; b=Dj7/bDvGrysB9hHvcBVdeh69NFD4inS3kF/b7rZDDEBgTi0TtKHcEsPj7JnGO+5E4C qbiKw2/PKRywvcVn9t1G3gn6+nzOSlwh7byuwbSuvsZT0fTpvmy0TSjTRSbk/iJRqjsm X059sWq2wZ+v7v/CRGSVa0+v2NPWhtM32z9WB/DSKXymbUjsRoIrduqs5yQtD+iQNc/k zIseaHYcVoclSzKJJ0I+QyMOlT0zani+/LYPHodUkiCVz4pT/e9doIjQpklj3QUA2uB1 BllpwXhjw94ohiqNyo8/vVbPSjaIvHu83ozT1l8qnodparpjOe0VHSQ93Gh23frN8UIU kkJg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding :robot-unsubscribe:robot-id:message-id:mime-version:references :in-reply-to:cc:subject:to:reply-to:from:date; bh=SfTgjXUq+9fbxWjpjNbE2zLbHoRNSxDBLbPAE2q/654=; b=mAOIVP5nMK6+tty43HjGaUY+djeZfXQXdbEo6579z0V5+L2qiIU4tiZXxUYYMwEBL5 GfKhdjgX3QbjD5kmMKLO5djpsxl1tEqXnkFbVUTi4/D3Fv//PJc0HRU9ip9YOCkxH45G HI2gXrEugGEqN1xlFakcfGL3h5xRlPEZtB9b5u6lhQMmRClZoTE//MHJvYRB6p5oJXhB LyA/IfNY1aaXJWHcpHVhb2qvYOmkY6ns5RlRqK2+GcDC9bGDvNAu8iiNCSYObRTjgkxA M3vmcC9VuoKjpFwl3mizVuul/P58RCybwIJQL4c3i4ATjUTQexGdsETdOO/zOr7OLoaL zaJA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id y9si330311oiy.81.2020.01.24.13.01.14; Fri, 24 Jan 2020 13:01:27 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2391989AbgAXTLk (ORCPT + 99 others); Fri, 24 Jan 2020 14:11:40 -0500 Received: from Galois.linutronix.de ([193.142.43.55]:43100 "EHLO Galois.linutronix.de" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S2404134AbgAXTLa (ORCPT ); Fri, 24 Jan 2020 14:11:30 -0500 Received: from [5.158.153.53] (helo=tip-bot2.lab.linutronix.de) by Galois.linutronix.de with esmtpsa (TLS1.2:DHE_RSA_AES_256_CBC_SHA256:256) (Exim 4.80) (envelope-from ) id 1iv4MW-0007iC-Op; Fri, 24 Jan 2020 20:11:24 +0100 Received: from [127.0.1.1] (localhost [IPv6:::1]) by tip-bot2.lab.linutronix.de (Postfix) with ESMTP id 41F711C1A6E; Fri, 24 Jan 2020 20:11:13 +0100 (CET) Date: Fri, 24 Jan 2020 19:11:13 -0000 From: "tip-bot2 for Yash Shah" Reply-to: linux-kernel@vger.kernel.org To: linux-tip-commits@vger.kernel.org Subject: [tip: irq/core] gpio/sifive: Add DT documentation for SiFive GPIO Cc: "Wesley W. Terpstra" , Atish Patra , Yash Shah , Marc Zyngier , Linus Walleij , Rob Herring , x86 , LKML In-Reply-To: <1575976274-13487-5-git-send-email-yash.shah@sifive.com> References: <1575976274-13487-5-git-send-email-yash.shah@sifive.com> MIME-Version: 1.0 Message-ID: <157989307309.396.12029128798763007003.tip-bot2@tip-bot2> X-Mailer: tip-git-log-daemon Robot-ID: Robot-Unsubscribe: Contact to get blacklisted from these emails Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: 7bit X-Linutronix-Spam-Score: -1.0 X-Linutronix-Spam-Level: - X-Linutronix-Spam-Status: No , -1.0 points, 5.0 required, ALL_TRUSTED=-1,SHORTCIRCUIT=-0.0001 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org The following commit has been merged into the irq/core branch of tip: Commit-ID: 7875f8242494f8e4c8a75f2aeab4a6fb742599bd Gitweb: https://git.kernel.org/tip/7875f8242494f8e4c8a75f2aeab4a6fb742599bd Author: Yash Shah AuthorDate: Tue, 10 Dec 2019 16:41:12 +05:30 Committer: Marc Zyngier CommitterDate: Mon, 20 Jan 2020 09:26:05 gpio/sifive: Add DT documentation for SiFive GPIO DT json-schema for GPIO controller added. Signed-off-by: Wesley W. Terpstra [Atish: Compatible string update] Signed-off-by: Atish Patra Signed-off-by: Yash Shah Signed-off-by: Marc Zyngier Reviewed-by: Linus Walleij Reviewed-by: Rob Herring Link: https://lore.kernel.org/r/1575976274-13487-5-git-send-email-yash.shah@sifive.com --- Documentation/devicetree/bindings/gpio/sifive,gpio.yaml | 68 ++++++++- 1 file changed, 68 insertions(+) create mode 100644 Documentation/devicetree/bindings/gpio/sifive,gpio.yaml diff --git a/Documentation/devicetree/bindings/gpio/sifive,gpio.yaml b/Documentation/devicetree/bindings/gpio/sifive,gpio.yaml new file mode 100644 index 0000000..418e838 --- /dev/null +++ b/Documentation/devicetree/bindings/gpio/sifive,gpio.yaml @@ -0,0 +1,68 @@ +# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/gpio/sifive,gpio.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: SiFive GPIO controller + +maintainers: + - Yash Shah + - Paul Walmsley + +properties: + compatible: + items: + - const: sifive,fu540-c000-gpio + - const: sifive,gpio0 + + reg: + maxItems: 1 + + interrupts: + description: + interrupt mapping one per GPIO. Maximum 16 GPIOs. + minItems: 1 + maxItems: 16 + + interrupt-controller: true + + "#interrupt-cells": + const: 2 + + clocks: + maxItems: 1 + + "#gpio-cells": + const: 2 + + gpio-controller: true + +required: + - compatible + - reg + - interrupts + - interrupt-controller + - "#interrupt-cells" + - clocks + - "#gpio-cells" + - gpio-controller + +additionalProperties: false + +examples: + - | + #include + gpio@10060000 { + compatible = "sifive,fu540-c000-gpio", "sifive,gpio0"; + interrupt-parent = <&plic>; + interrupts = <7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22>; + reg = <0x0 0x10060000 0x0 0x1000>; + clocks = <&tlclk PRCI_CLK_TLCLK>; + gpio-controller; + #gpio-cells = <2>; + interrupt-controller; + #interrupt-cells = <2>; + }; + +...