Received: by 2002:a25:8b91:0:0:0:0:0 with SMTP id j17csp701919ybl; Tue, 28 Jan 2020 10:24:46 -0800 (PST) X-Google-Smtp-Source: APXvYqy72e2El30R+XENFWpwG/BtzIuDl7F69PMe3JCRUZSlSYeTJyERHQAZ1lgOxudGWM+Ut3gB X-Received: by 2002:aca:af09:: with SMTP id y9mr3530264oie.101.1580235886639; Tue, 28 Jan 2020 10:24:46 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1580235886; cv=none; d=google.com; s=arc-20160816; b=PQmkAoysj0MKT0SUkdEqkg51/rFDmsmqqKVV+UgOLGF8OYm6mjavfCNuwLXrtnyDSK ex3GcvnC2m3PxhDLS8VzGj0IhZ6dh46mWZz4MLztF7n0KNonyCyFdrVCHc5uh9cN6Vgf SLI9bI41wreUiSHYF+Y0DBr2DuA/ZrMnSq5DrA4AfnP48Vw7sbU+qag1nAokqZOlPTpb 5ifw7FJ5rvI6mDj1LH2KudhBXYZAKLdMnRK0jscRP4iyVkPA13+uBs5k5tpKavl+iQp1 EsSanCa77EN+5MAiflNZR3Fi0RzoIIoKM2cfir4m4LTir2CugnGShcsxRZ/2auwjh4BW XKbQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:dkim-signature:mime-version:references :in-reply-to:message-id:date:subject:cc:to:from; bh=1xOeJXLZHFq+k7zDW7Oq4K+XqaSlH0Ew/cVc/iysstM=; b=NMPGXTSzUt3ruWd2Kl+2tPkMdvlYFJdhLA09tIP9hIbjywM4pvn4exp2emp++GDEUI 9wtxrSf4ELxAslA9NWL6pcs/vuLmcYSwkK6wdq/0pzNU7BFsuOvC6qZsQgkO5yF+aVwX jbJjt4flp0+NRPYCkW7vfTLpye1blCLTfI/XCxPQQNIthxOIpWJTl21Vf82E91tjVGii XBuiq7uLpnTUFKqMJbAAECDQ8PhgeangxcQZ7ULXoCeVVhsSmFw7Otj+0mOyoPFQlokB v1JhaXwpu1W16tobL4zJWEhO5svFAQ18IX2NtEr52PekrsJ2bKxaAzwXQYqD7h4oPBKh KQ4A== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b=jswXZyDQ; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id z16si9292513otk.80.2020.01.28.10.24.34; Tue, 28 Jan 2020 10:24:46 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b=jswXZyDQ; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726856AbgA1SXi (ORCPT + 99 others); Tue, 28 Jan 2020 13:23:38 -0500 Received: from hqnvemgate25.nvidia.com ([216.228.121.64]:7325 "EHLO hqnvemgate25.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726276AbgA1SXh (ORCPT ); Tue, 28 Jan 2020 13:23:37 -0500 Received: from hqpgpgate101.nvidia.com (Not Verified[216.228.121.13]) by hqnvemgate25.nvidia.com (using TLS: TLSv1.2, DES-CBC3-SHA) id ; Tue, 28 Jan 2020 10:23:16 -0800 Received: from hqmail.nvidia.com ([172.20.161.6]) by hqpgpgate101.nvidia.com (PGP Universal service); Tue, 28 Jan 2020 10:23:36 -0800 X-PGP-Universal: processed; by hqpgpgate101.nvidia.com on Tue, 28 Jan 2020 10:23:36 -0800 Received: from HQMAIL107.nvidia.com (172.20.187.13) by HQMAIL101.nvidia.com (172.20.187.10) with Microsoft SMTP Server (TLS) id 15.0.1473.3; Tue, 28 Jan 2020 18:23:35 +0000 Received: from hqnvemgw03.nvidia.com (10.124.88.68) by HQMAIL107.nvidia.com (172.20.187.13) with Microsoft SMTP Server (TLS) id 15.0.1473.3 via Frontend Transport; Tue, 28 Jan 2020 18:23:36 +0000 Received: from skomatineni-linux.nvidia.com (Not Verified[10.2.164.115]) by hqnvemgw03.nvidia.com with Trustwave SEG (v7,5,8,10121) id ; Tue, 28 Jan 2020 10:23:35 -0800 From: Sowjanya Komatineni To: , , , , CC: , , , , Subject: [RFC PATCH v1 2/5] clk: tegra: Add Tegra210 CSI TPG clock gate Date: Tue, 28 Jan 2020 10:23:18 -0800 Message-ID: <1580235801-4129-3-git-send-email-skomatineni@nvidia.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1580235801-4129-1-git-send-email-skomatineni@nvidia.com> References: <1580235801-4129-1-git-send-email-skomatineni@nvidia.com> X-NVConfidentiality: public MIME-Version: 1.0 Content-Type: text/plain DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nvidia.com; s=n1; t=1580235796; bh=1xOeJXLZHFq+k7zDW7Oq4K+XqaSlH0Ew/cVc/iysstM=; h=X-PGP-Universal:From:To:CC:Subject:Date:Message-ID:X-Mailer: In-Reply-To:References:X-NVConfidentiality:MIME-Version: Content-Type; b=jswXZyDQ78r9oPiwEINkdBYktNdG2xY5E7ZjXln7Ul7/fYiVZekaE8RqqQTvEhL+h 3b9FRzync0eFJeTWzW+OsUXCFYjWFRt7dhPkH/cn4EZUSfprroLVqakmPHR6hZVLgo WNUKFMnaG6N80ARWqdrBIiIWhUa/bjbR2gUILiGlrCl0kRQ0AEqHMMO7whEqEcqE6h 9fDpPbWR8S+G45ckRtD9xWvdEHN7fPii9ABsq21+ufzahpkIzs/9qMAie8YwslgvPI psXEEtbc2echUAp/FyWm8LmeWfqzoeiZoNpXZ/qmcKp44bxgwk4JAhPLNywjlS3L90 t/z9izseMRaAw== Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Tegra210 CSI hardware internally uses PLLD for internal test pattern generator logic. PLLD_BASE register in CAR has a bit CSI_CLK_SOURCE to enable PLLD out to CSI during TPG mode. This patch adds this CSI TPG clock gate to Tegra210 clock driver to allow Tegra video driver to ungate CSI TPG clock during TPG mode and gate during non TPG mode. Signed-off-by: Sowjanya Komatineni --- drivers/clk/tegra/clk-tegra210.c | 7 +++++++ 1 file changed, 7 insertions(+) diff --git a/drivers/clk/tegra/clk-tegra210.c b/drivers/clk/tegra/clk-tegra210.c index 762cd186f714..e66498b5fd6f 100644 --- a/drivers/clk/tegra/clk-tegra210.c +++ b/drivers/clk/tegra/clk-tegra210.c @@ -3041,6 +3041,13 @@ static __init void tegra210_periph_clk_init(void __iomem *clk_base, periph_clk_enb_refcnt); clks[TEGRA210_CLK_DSIB] = clk; + /* csi_tpg */ + clk = clk_register_gate(NULL, "csi_tpg", "pll_d_out0", + CLK_SET_RATE_PARENT, clk_base + PLLD_BASE, + 23, 0, &pll_d_lock); + clk_register_clkdev(clk, "csi_tpg", NULL); + clks[TEGRA210_CLK_CSI_TPG] = clk; + /* la */ clk = tegra_clk_register_periph("la", la_parents, ARRAY_SIZE(la_parents), &tegra210_la, clk_base, -- 2.7.4