Received: by 2002:a25:8b91:0:0:0:0:0 with SMTP id j17csp759113ybl; Tue, 28 Jan 2020 11:34:31 -0800 (PST) X-Google-Smtp-Source: APXvYqw/O2o2MeqMXyYC0Da908AMdc4aDwW34i7Xrn8doxYtlwUSUNDi6TO5BNkXZpBfTHVzJ4Vq X-Received: by 2002:aca:aa05:: with SMTP id t5mr3878539oie.93.1580240071734; Tue, 28 Jan 2020 11:34:31 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1580240071; cv=none; d=google.com; s=arc-20160816; b=jxhszs/e7hzFExKNnHadCaerHagQvm5iJP1pPlHcRXeMdebZw2p8a6shTtc9mlw0um pEUoOtev2vQ0mHFmXOBf0Ta9EhXeXGHk1Aad6r4xAAlNMMenURrMsedswxrJ8ft1IBeP ZLerXAWqv+2uPiKlrJDicoJ2L3Gzwakf4ZhKdCTeUQoNtonKhYASSypbE/xWan8r9FbS LWsxk8P35objujL2VlU+ZP+6xqqKerKJCguUcfzt/0M/lVosFohV5arp0Yn/vud537oH MUUCmcBK+Cv7jUl8nPmnY0XyXX6FJgRGXT1x/UZ8KEnItp8Go+LopX6k+c3CoyXmZ6EN pC6Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:cc:to:subject:message-id:date:from :in-reply-to:references:mime-version:dkim-signature; bh=uPapxiT0ZCpY7NpkLCbm4VWLwWa3C66KmNv82Sazr70=; b=DFfQ2zrjBKlC14LRKpKaLz5hAHq98Yp2JOAGTTi8NEedWCUtZ+oTFO6kgStxY7H/Ln oo2siPNk70jKrkUyrNC/FF9LPzBmoyH5UezD7ZHLo46/thiy41gh+Y+bOAj9a1Y+IF8F 9WyJED466wOuZZP3cELvUivwJ7jZ1qJUhUy44ik+JCFAy0j9ONO2Z53um211FnlWWY9c 2FXPjcmie52+s2iO+S9fEtRA4Sc2G0RaUYC1NqShc0ZAEz4I0LMiykeMTA+fRhWT55qy CIecnYHrMe22T71A18UBOYAsZEv0s72XjiuYL3o8hs0EHs2rnQGTbrZNOU3GSDnZ6zPy d+IA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@atishpatra.org header.s=google header.b=BU1148sW; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id g17si9667577otk.252.2020.01.28.11.34.18; Tue, 28 Jan 2020 11:34:31 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@atishpatra.org header.s=google header.b=BU1148sW; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726384AbgA1TcU (ORCPT + 99 others); Tue, 28 Jan 2020 14:32:20 -0500 Received: from mail-wr1-f68.google.com ([209.85.221.68]:37862 "EHLO mail-wr1-f68.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726162AbgA1TcT (ORCPT ); Tue, 28 Jan 2020 14:32:19 -0500 Received: by mail-wr1-f68.google.com with SMTP id w15so17478670wru.4 for ; Tue, 28 Jan 2020 11:32:17 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=atishpatra.org; s=google; h=mime-version:references:in-reply-to:from:date:message-id:subject:to :cc; bh=uPapxiT0ZCpY7NpkLCbm4VWLwWa3C66KmNv82Sazr70=; b=BU1148sWvT+/RY5tvbEaAzMkoKlchFUAoVxtW6gAEkzjPafNytffwcl3aHchg2wVjT jxHsmjoN4GmaNospIBWsyFmBkJ/ZLwk2nzZW8G0l/Q+15E8Sa4xJG6Lcv5Wwto798myp Cow+1hxy/NzKZBo31fEz7/Yp9PUCWCjrUcU90zgDwpzzuH37p7OUS0ts+I7hu60YQUY/ lBSr4MzHTQfED87+ixaaX97rUpjh79fFPonnG1BfnNAN9b98EInSVCbEnZDyv5FMxE6a Ph9Tzt6M4H1LzaDl4p4PzdOLG7v2zSCH3gFUg45c5vdxxNKVfH/C7+crRsp0wI48pavt bVbQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:mime-version:references:in-reply-to:from:date :message-id:subject:to:cc; bh=uPapxiT0ZCpY7NpkLCbm4VWLwWa3C66KmNv82Sazr70=; b=k/JVicqIRRAAlyNguM1DykXIeWJTgGXpETNZlLnduVKOZTFFZwbiXqVdBLWKnRRl20 kduadeVyn4M0iRDQvtdkndobv0fldsiP+YS9fCE8IdQIhA62na4shieLJisbA6tUCBdn 1sjt3/HKIMNKp4xw+JUa6KN5X1e37fWFv5Kad9Z/gwSsFRGAILrbo0PZ7KbrJnRXTfp5 CPav3PRgPfpae4PoHk0fJ7LbD8hlyzKD7I4Nuh/d7sK3CSok3Pp6mpHNC/gucUJfCxjt wsBpsVX1kXG8elMMZCbdJZtOa5sDAjCdnu/uQxh2gdP/N8GQz0ZT8D9pPAKr1wCevuek ZXNQ== X-Gm-Message-State: APjAAAVJoPhLSZMwcJ0fSpzyOhlvYSjbsCJ4PIRrilp+i4BgWHrNtHF7 fK718CMia6jqCCPTtQmPPxXL8NiT3PGmI7xq6qhV X-Received: by 2002:adf:ecc7:: with SMTP id s7mr4280791wro.162.1580239936748; Tue, 28 Jan 2020 11:32:16 -0800 (PST) MIME-Version: 1.0 References: <20200128022737.15371-1-atish.patra@wdc.com> <20200128022737.15371-11-atish.patra@wdc.com> In-Reply-To: From: Atish Patra Date: Tue, 28 Jan 2020 11:32:05 -0800 Message-ID: Subject: Re: [PATCH v7 10/10] RISC-V: Support cpu hotplug To: Anup Patel Cc: Atish Patra , Albert Ou , Thomas Gleixner , Kees Cook , Abner Chang , nickhu@andestech.com, Greg Kroah-Hartman , Palmer Dabbelt , Heiko Carstens , "linux-kernel@vger.kernel.org List" , Mike Rapoport , Chester Lin , Vincent Chen , Geert Uytterhoeven , "Eric W. Biederman" , Paul Walmsley , Greentime Hu , linux-riscv , Borislav Petkov , Palmer Dabbelt , Mao Han Content-Type: text/plain; charset="UTF-8" Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Mon, Jan 27, 2020 at 9:01 PM Anup Patel wrote: > > On Tue, Jan 28, 2020 at 7:58 AM Atish Patra wrote: > > > > This patch enable support for cpu hotplug in RISC-V. It uses SBI HSM > > extension to online/offline any hart. As a result, the harts are > > returned to firmware once they are offline. If the harts are brought > > online afterwards, they re-enter Linux kernel as if a secondary hart > > booted for the first time. All booting requirements are honored during > > this process. > > > > Tested both on QEMU and HighFive Unleashed board with. Test result follows. > > > > --------------------------------------------------- > > Offline cpu 2 > > --------------------------------------------------- > > $ echo 0 > /sys/devices/system/cpu/cpu2/online > > [ 32.828684] CPU2: off > > $ cat /proc/cpuinfo > > processor : 0 > > hart : 0 > > isa : rv64imafdcsu > > mmu : sv48 > > > > processor : 1 > > hart : 1 > > isa : rv64imafdcsu > > mmu : sv48 > > > > processor : 3 > > hart : 3 > > isa : rv64imafdcsu > > mmu : sv48 > > > > processor : 4 > > hart : 4 > > isa : rv64imafdcsu > > mmu : sv48 > > > > processor : 5 > > hart : 5 > > isa : rv64imafdcsu > > mmu : sv48 > > > > processor : 6 > > hart : 6 > > isa : rv64imafdcsu > > mmu : sv48 > > > > processor : 7 > > hart : 7 > > isa : rv64imafdcsu > > mmu : sv48 > > > > --------------------------------------------------- > > online cpu 2 > > --------------------------------------------------- > > $ echo 1 > /sys/devices/system/cpu/cpu2/online > > $ cat /proc/cpuinfo > > processor : 0 > > hart : 0 > > isa : rv64imafdcsu > > mmu : sv48 > > > > processor : 1 > > hart : 1 > > isa : rv64imafdcsu > > mmu : sv48 > > > > processor : 2 > > hart : 2 > > isa : rv64imafdcsu > > mmu : sv48 > > > > processor : 3 > > hart : 3 > > isa : rv64imafdcsu > > mmu : sv48 > > > > processor : 4 > > hart : 4 > > isa : rv64imafdcsu > > mmu : sv48 > > > > processor : 5 > > hart : 5 > > isa : rv64imafdcsu > > mmu : sv48 > > > > processor : 6 > > hart : 6 > > isa : rv64imafdcsu > > mmu : sv48 > > > > processor : 7 > > hart : 7 > > isa : rv64imafdcsu > > mmu : sv48 > > > > Signed-off-by: Atish Patra > > --- > > arch/riscv/Kconfig | 12 ++++- > > arch/riscv/include/asm/cpu_ops.h | 5 ++ > > arch/riscv/include/asm/smp.h | 7 +++ > > arch/riscv/kernel/Makefile | 1 + > > arch/riscv/kernel/cpu-hotplug.c | 84 ++++++++++++++++++++++++++++++++ > > arch/riscv/kernel/cpu_ops.c | 34 +++++++++++++ > > arch/riscv/kernel/setup.c | 26 ++++++++++ > > 7 files changed, 168 insertions(+), 1 deletion(-) > > create mode 100644 arch/riscv/kernel/cpu-hotplug.c > > > > diff --git a/arch/riscv/Kconfig b/arch/riscv/Kconfig > > index 518da42be545..99fb481dc805 100644 > > --- a/arch/riscv/Kconfig > > +++ b/arch/riscv/Kconfig > > @@ -22,7 +22,6 @@ config RISCV > > select CLONE_BACKWARDS > > select COMMON_CLK > > select GENERIC_CLOCKEVENTS > > - select GENERIC_CPU_DEVICES > > select GENERIC_IRQ_SHOW > > select GENERIC_PCI_IOMAP > > select GENERIC_SCHED_CLOCK > > @@ -247,6 +246,17 @@ config NR_CPUS > > depends on SMP > > default "8" > > > > +config HOTPLUG_CPU > > + bool "Support for hot-pluggable CPUs" > > + depends on SMP > > + select GENERIC_IRQ_MIGRATION > > + help > > + > > + Say Y here to experiment with turning CPUs off and on. CPUs > > + can be controlled through /sys/devices/system/cpu. > > + > > + Say N if you want to disable CPU hotplug. > > + > > choice > > prompt "CPU Tuning" > > default TUNE_GENERIC > > diff --git a/arch/riscv/include/asm/cpu_ops.h b/arch/riscv/include/asm/cpu_ops.h > > index 27e9dfee5460..d53d7086f627 100644 > > --- a/arch/riscv/include/asm/cpu_ops.h > > +++ b/arch/riscv/include/asm/cpu_ops.h > > @@ -23,6 +23,11 @@ struct cpu_operations { > > int (*cpu_prepare)(unsigned int cpu); > > int (*cpu_start)(unsigned int cpu, > > struct task_struct *tidle); > > +#ifdef CONFIG_HOTPLUG_CPU > > + int (*cpu_disable)(unsigned int cpu); > > + void (*cpu_stop)(void); > > + int (*cpu_is_stopped)(unsigned int cpu); > > +#endif > > }; > > > > extern const struct cpu_operations *cpu_ops[NR_CPUS]; > > diff --git a/arch/riscv/include/asm/smp.h b/arch/riscv/include/asm/smp.h > > index 023f74fb8b3b..8d9c50c0f91c 100644 > > --- a/arch/riscv/include/asm/smp.h > > +++ b/arch/riscv/include/asm/smp.h > > @@ -43,6 +43,13 @@ void riscv_cpuid_to_hartid_mask(const struct cpumask *in, struct cpumask *out); > > */ > > #define raw_smp_processor_id() (current_thread_info()->cpu) > > > > +#if defined CONFIG_HOTPLUG_CPU > > +int __cpu_disable(void); > > +void __cpu_die(unsigned int cpu); > > +void cpu_stop(void); > > +#else > > +#endif /* CONFIG_HOTPLUG_CPU */ > > + > > #else > > > > static inline void show_ipi_stats(struct seq_file *p, int prec) > > diff --git a/arch/riscv/kernel/Makefile b/arch/riscv/kernel/Makefile > > index d77def5b4e87..6fe35a719de1 100644 > > --- a/arch/riscv/kernel/Makefile > > +++ b/arch/riscv/kernel/Makefile > > @@ -43,5 +43,6 @@ obj-$(CONFIG_PERF_EVENTS) += perf_event.o > > obj-$(CONFIG_PERF_EVENTS) += perf_callchain.o > > obj-$(CONFIG_HAVE_PERF_REGS) += perf_regs.o > > obj-$(CONFIG_RISCV_SBI) += sbi.o > > +obj-$(CONFIG_HOTPLUG_CPU) += cpu-hotplug.o > > > > clean: > > diff --git a/arch/riscv/kernel/cpu-hotplug.c b/arch/riscv/kernel/cpu-hotplug.c > > new file mode 100644 > > index 000000000000..835b0747803e > > --- /dev/null > > +++ b/arch/riscv/kernel/cpu-hotplug.c > > @@ -0,0 +1,84 @@ > > +// SPDX-License-Identifier: GPL-2.0 > > +/* > > + * Copyright (C) 2018 Western Digital Corporation or its affiliates. > > + */ > > + > > +#include > > +#include > > +#include > > +#include > > +#include > > +#include > > +#include > > +#include > > +#include > > +#include > > + > > +void cpu_stop(void); > > +bool can_hotplug_cpu(void) > > +{ > > + return true; > > +} > > + > > +void arch_cpu_idle_dead(void) > > +{ > > + cpu_stop(); > > +} > > + > > +/* > > + * __cpu_disable runs on the processor to be shutdown. > > + */ > > +int __cpu_disable(void) > > +{ > > + int ret = 0; > > + unsigned int cpu = smp_processor_id(); > > + > > + if (!cpu_ops[cpu] || !cpu_ops[cpu]->cpu_stop) > > + return -EOPNOTSUPP; > > + > > + if (cpu_ops[cpu]->cpu_disable) > > + ret = cpu_ops[cpu]->cpu_disable(cpu); > > + > > + if (ret) > > + return ret; > > + > > + remove_cpu_topology(cpu); > > + set_cpu_online(cpu, false); > > + irq_migrate_all_off_this_cpu(); > > + > > + return ret; > > +} > > + > > +/* > > + * Called on the thread which is asking for a CPU to be shutdown. > > + */ > > +void __cpu_die(unsigned int cpu) > > +{ > > + int ret = 0; > > + > > + if (!cpu_wait_death(cpu, 5)) { > > + pr_err("CPU %u: didn't die\n", cpu); > > + return; > > + } > > + pr_notice("CPU%u: off\n", cpu); > > + > > + /* Verify from the firmware if the cpu is really stopped*/ > > + if (cpu_ops[cpu]->cpu_is_stopped) > > + ret = cpu_ops[cpu]->cpu_is_stopped(cpu); > > + if (ret) > > + pr_warn("CPU%d may not have stopped: %d\n", cpu, ret); > > +} > > + > > +/* > > + * Called from the idle thread for the CPU which has been shutdown. > > + */ > > +void cpu_stop(void) > > +{ > > + idle_task_exit(); > > + > > + (void)cpu_report_death(); > > + > > + cpu_ops[smp_processor_id()]->cpu_stop(); > > + /* It should never reach here */ > > + BUG(); > > +} > > diff --git a/arch/riscv/kernel/cpu_ops.c b/arch/riscv/kernel/cpu_ops.c > > index 454df032066f..9b315137b945 100644 > > --- a/arch/riscv/kernel/cpu_ops.c > > +++ b/arch/riscv/kernel/cpu_ops.c > > @@ -59,6 +59,34 @@ static int sbi_cpu_start(unsigned int cpuid, struct task_struct *tidle) > > return rc; > > } > > > > +#ifdef CONFIG_HOTPLUG_CPU > > +static int sbi_cpu_disable(unsigned int cpuid) > > +{ > > + if (!cpu_sbi_ops.cpu_stop) > > + return -EOPNOTSUPP; > > + return 0; > > +} > > + > > +static void sbi_cpu_stop(void) > > +{ > > + int ret; > > + > > + ret = sbi_hsm_hart_stop(); > > + pr_crit("Unable to stop the cpu %u (%d)\n", smp_processor_id(), ret); > > +} > > + > > +static int sbi_cpu_is_stopped(unsigned int cpuid) > > +{ > > + int rc; > > + int hartid = cpuid_to_hartid_map(cpuid); > > + > > + rc = sbi_hsm_hart_get_status(hartid); > > + > > + if (rc == RISCV_HART_FIRMWARE_STOPPED) > > + return 0; > > + return rc; > > +} > > +#endif > > static int spinwait_cpu_start(unsigned int cpuid, struct task_struct *tidle) > > { > > int hartid = cpuid_to_hartid_map(cpuid); > > @@ -82,6 +110,11 @@ const struct cpu_operations cpu_sbi_ops = { > > .name = "sbi", > > .cpu_prepare = sbi_cpu_prepare, > > .cpu_start = sbi_cpu_start, > > +#ifdef CONFIG_HOTPLUG_CPU > > + .cpu_disable = sbi_cpu_disable, > > + .cpu_stop = sbi_cpu_stop, > > + .cpu_is_stopped = sbi_cpu_is_stopped, > > +#endif > > }; > > > > const struct cpu_operations cpu_spinwait_ops = { > > @@ -90,6 +123,7 @@ const struct cpu_operations cpu_spinwait_ops = { > > .cpu_start = spinwait_cpu_start, > > }; > > > > + > > int __init cpu_set_ops(int cpuid) > > { > > if (sbi_hsm_is_available()) > > diff --git a/arch/riscv/kernel/setup.c b/arch/riscv/kernel/setup.c > > index 8208d1109ddb..dfab3bd40f2a 100644 > > --- a/arch/riscv/kernel/setup.c > > +++ b/arch/riscv/kernel/setup.c > > @@ -43,6 +43,7 @@ struct screen_info screen_info = { > > /* The lucky hart to first increment this variable will boot the other cores */ > > atomic_t hart_lottery; > > unsigned long boot_cpu_hartid; > > +static DEFINE_PER_CPU(struct cpu, cpu_devices); > > > > void __init parse_dtb(void) > > { > > @@ -90,3 +91,28 @@ void __init setup_arch(char **cmdline_p) > > > > riscv_fill_hwcap(); > > } > > + > > +static inline bool can_hotplug_cpu(unsigned int cpu) > > +{ > > +#ifdef CONFIG_HOTPLUG_CPU > > + if (cpu_ops[cpu]->cpu_stop) > > + return true; > > +#endif > > + return false; > > +} > > + > > +static int __init topology_init(void) > > +{ > > + int i; > > + > > + pr_err("%s: In\n", __func__); > > Remove this pr_err() > Oops. My bad. I forgot to remove this. > > + for_each_possible_cpu(i) { > > + struct cpu *cpu = &per_cpu(cpu_devices, i); > > + > > + cpu->hotpluggable = can_hotplug_cpu(i); > > + register_cpu(cpu, i); > > + } > > + > > + return 0; > > +} > > +subsys_initcall(topology_init); > > -- > > 2.24.0 > > > > Regards, > Anup > -- Regards, Atish