Received: by 2002:a25:8b91:0:0:0:0:0 with SMTP id j17csp1753965ybl; Thu, 30 Jan 2020 05:29:19 -0800 (PST) X-Google-Smtp-Source: APXvYqxAfnD3yuyOQlh8b3oC2FcjxzIzyPEMqCCmoCU285/GJLLMdoxUWieGiWXXWkzeE5+ug5+V X-Received: by 2002:a05:6830:1d7b:: with SMTP id l27mr3334012oti.251.1580390959688; Thu, 30 Jan 2020 05:29:19 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1580390959; cv=none; d=google.com; s=arc-20160816; b=WzGNpOWy7QFj/4tgnTaF6E1671o6x5icGYqmW/5ur9Tfv63MIH2tcKjtC35nz9tK1/ pixgyP4IeCKYfwiFmZSDRwwsbZJHiHLjf1uEF4E2KYhDM0Y5EVl1gTq4d9njeYaZLwHv x+Plxrw6Xmyme87e7kXbxrbrktTuytTCVZJNNK2Fgosk1TFfTVsK6L6BUqohtpfsJb4R 8lxTn5kfwWXg4jgsVnCEXYzmYpwsYa+kMGS83YlNcVrVs2fjlM6de3m9S2npa+txQ06b x1FyEZHZM/sC0mlTC7HLB82Ady3IijUZwKbF1ZyhwGP2/8AsZx0XDaLfgv1Xy9y50LeN KoOw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=BqQ2qbeoSZa2PGdmqyIm1yHv26U9JsdtE5B4NJEhX9Y=; b=JIwFHXpPjjTd9PJRTmDxPqmaWajkhl+im9bC7oOBjZt/jkapE6pk6HnrpypyCdFM2g 3Klm6IrG+MrJ6MkgSj3EMpdcTAMA4cGcRJ3J1lUoxhVf86pvFN23KUDg0pU7UpYuPNr3 PX26xeiUg27Emdl+Q0lH3Ye2O+WuoacWAJQESVmjTxM3HGp9i4FoviQIAQ4QvAk18IkP F4qDM0Hhhce7RgI6A5RBNH/t7sTRoDO4cPKgW8bwc0kFSZLiMREPh9QbEirYW4FAdl/s 25m3gXOb8B5YFM7aXL0NNIY0ReHOBPW/RvCdfoQKT1q1poH/rhyLtorstrMt5Q6zooNA DCNw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=ZOG4264h; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id f5si3314902otp.129.2020.01.30.05.29.06; Thu, 30 Jan 2020 05:29:19 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=ZOG4264h; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727476AbgA3N1l (ORCPT + 99 others); Thu, 30 Jan 2020 08:27:41 -0500 Received: from mail-pl1-f193.google.com ([209.85.214.193]:43408 "EHLO mail-pl1-f193.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727468AbgA3N1j (ORCPT ); Thu, 30 Jan 2020 08:27:39 -0500 Received: by mail-pl1-f193.google.com with SMTP id p11so1348956plq.10 for ; Thu, 30 Jan 2020 05:27:38 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=BqQ2qbeoSZa2PGdmqyIm1yHv26U9JsdtE5B4NJEhX9Y=; b=ZOG4264hRgHwSSisQw4z3u9jvWtCv/0jSHi48vOuW0UzV4lmVu3P3B/8aKgofx3QsX DWtMvc6PX0fdDHVfz4YR//+ZL7v39v4TAX/6y+wvkZULgUJJkF6JOiL1W0WFAmePWhdf 644470zZqasXfKryoKB22bki4OUMPGBpFZp0fSqUeUaFGLVa4HKafywBxFPC75hDwyxp l4aR/PudgehUez3TYy09TmoZEFygSMHNdIG+PGIR+ZLX1JUigrGpHbcz+ihF+285ZFGX FX29/1FW5/XDA6yjbsJlGkUPVfnx2Ig/ZCuSAV74J0Zxki35f9w/xhzjdZ6ZTlhMdZZK lRsA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=BqQ2qbeoSZa2PGdmqyIm1yHv26U9JsdtE5B4NJEhX9Y=; b=BdvcjRShWzdH3cDgE5Hg08NM3cn1v2ppevkSTrpTulhXq/gV2bugeiV4dcEXOHjZBw cJtfwKuJF5qywqfMWijV2rDr6sX04mVnmBUZ+614BGBNVT5382sj2CFuQfWL/7Dx1ygM HIjjlBcMt8oa78XaKoHv4dut55jziJPmu/Yc/3d5lhLamPbLQbDF5LWmhqrN5f/s5eLS tKljFb8oS7AraKqono3ggJxa3LlcjWMy0ZUWTuO8F/aAcsUOTMC9ioMr5m+/SmfjwW2w t98/oJqbpjaFQZnUif+YfAWTisClf4qRXpyyfYC6YcIwTh48lKepQWA5XF4fZnBQPRKc 7dsw== X-Gm-Message-State: APjAAAUwJQSpJ5RLal7anzVKI8yyQZMNQW1elPtcINRgQzC8rxZElaHE /0IzKY4EIgZvCiB7/IoLYDhBx9dTjjX5HA== X-Received: by 2002:a17:90a:cf08:: with SMTP id h8mr5899662pju.81.1580390857038; Thu, 30 Jan 2020 05:27:37 -0800 (PST) Received: from localhost ([45.127.45.97]) by smtp.gmail.com with ESMTPSA id c10sm6529664pgj.49.2020.01.30.05.27.35 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 30 Jan 2020 05:27:36 -0800 (PST) From: Amit Kucheria To: linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org, bjorn.andersson@linaro.org, swboyd@chromium.org, sivaa@codeaurora.org, Andy Gross Cc: Amit Kucheria , linux-pm@vger.kernel.org Subject: [PATCH v4 5/7] drivers: thermal: tsens: Add watchdog support Date: Thu, 30 Jan 2020 18:57:08 +0530 Message-Id: X-Mailer: git-send-email 2.20.1 In-Reply-To: References: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org TSENS IP v2.3 onwards adds support for a watchdog to detect if the TSENS HW FSM is stuck. Add support to detect and restart the FSM in the driver. The watchdog is configured by the bootloader, we just enable the watchdog bark as a debug feature in the kernel. Signed-off-by: Amit Kucheria --- drivers/thermal/qcom/tsens-common.c | 43 +++++++++++++++++++++++++++++ drivers/thermal/qcom/tsens-v2.c | 10 +++++++ drivers/thermal/qcom/tsens.h | 14 ++++++++++ 3 files changed, 67 insertions(+) diff --git a/drivers/thermal/qcom/tsens-common.c b/drivers/thermal/qcom/tsens-common.c index 9d1594d2f1ed..ee2414f33606 100644 --- a/drivers/thermal/qcom/tsens-common.c +++ b/drivers/thermal/qcom/tsens-common.c @@ -377,6 +377,26 @@ irqreturn_t tsens_critical_irq_thread(int irq, void *data) struct tsens_irq_data d; unsigned long flags; int temp, ret, i; + u32 wdog_status, wdog_count; + + if (priv->feat->has_watchdog) { + ret = regmap_field_read(priv->rf[WDOG_BARK_STATUS], &wdog_status); + if (ret) + return ret; + + if (wdog_status) { + /* Clear WDOG interrupt */ + regmap_field_write(priv->rf[WDOG_BARK_CLEAR], 1); + regmap_field_write(priv->rf[WDOG_BARK_CLEAR], 0); + ret = regmap_field_read(priv->rf[WDOG_BARK_COUNT], &wdog_count); + if (ret) + return ret; + if (wdog_count) + dev_dbg(priv->dev, "%s: watchdog count: %d\n", __func__, wdog_count); + + return IRQ_HANDLED; + } + } for (i = 0; i < priv->num_sensors; i++) { const struct tsens_sensor *s = &priv->sensor[i]; @@ -677,6 +697,7 @@ int __init init_common(struct tsens_priv *priv) { void __iomem *tm_base, *srot_base; struct device *dev = priv->dev; + u32 ver_minor; struct resource *res; u32 enabled; int ret, i, j; @@ -726,6 +747,9 @@ int __init init_common(struct tsens_priv *priv) if (IS_ERR(priv->rf[i])) return PTR_ERR(priv->rf[i]); } + ret = regmap_field_read(priv->rf[VER_MINOR], &ver_minor); + if (ret) + goto err_put_device; } priv->rf[TSENS_EN] = devm_regmap_field_alloc(dev, priv->srot_map, @@ -786,6 +810,25 @@ int __init init_common(struct tsens_priv *priv) } } + if (tsens_version(priv) > VER_1_X && ver_minor > 2) { + /* Watchdog is present only on v2.3+ */ + priv->feat->has_watchdog = 1; + for (i = WDOG_BARK_STATUS; i <= CC_MON_MASK; i++) { + priv->rf[i] = devm_regmap_field_alloc(dev, priv->tm_map, + priv->fields[i]); + if (IS_ERR(priv->rf[i])) { + ret = PTR_ERR(priv->rf[i]); + goto err_put_device; + } + } + /* + * Watchdog is already enabled, unmask the bark. + * Disable cycle completion monitoring + */ + regmap_field_write(priv->rf[WDOG_BARK_MASK], 0); + regmap_field_write(priv->rf[CC_MON_MASK], 1); + } + spin_lock_init(&priv->ul_lock); spin_lock_init(&priv->crit_lock); tsens_enable_irq(priv); diff --git a/drivers/thermal/qcom/tsens-v2.c b/drivers/thermal/qcom/tsens-v2.c index ce5ef0055d13..b293ed32174b 100644 --- a/drivers/thermal/qcom/tsens-v2.c +++ b/drivers/thermal/qcom/tsens-v2.c @@ -24,6 +24,7 @@ #define TM_Sn_CRITICAL_THRESHOLD_OFF 0x0060 #define TM_Sn_STATUS_OFF 0x00a0 #define TM_TRDY_OFF 0x00e4 +#define TM_WDOG_LOG_OFF 0x013c /* v2.x: 8996, 8998, sdm845 */ @@ -66,6 +67,15 @@ static const struct reg_field tsens_v2_regfields[MAX_REGFIELDS] = { REG_FIELD_SPLIT_BITS_0_15(CRIT_INT_CLEAR, TM_CRITICAL_INT_CLEAR_OFF), REG_FIELD_SPLIT_BITS_0_15(CRIT_INT_MASK, TM_CRITICAL_INT_MASK_OFF), + /* WATCHDOG on v2.3 or later */ + [WDOG_BARK_STATUS] = REG_FIELD(TM_CRITICAL_INT_STATUS_OFF, 31, 31), + [WDOG_BARK_CLEAR] = REG_FIELD(TM_CRITICAL_INT_CLEAR_OFF, 31, 31), + [WDOG_BARK_MASK] = REG_FIELD(TM_CRITICAL_INT_MASK_OFF, 31, 31), + [CC_MON_STATUS] = REG_FIELD(TM_CRITICAL_INT_STATUS_OFF, 30, 30), + [CC_MON_CLEAR] = REG_FIELD(TM_CRITICAL_INT_CLEAR_OFF, 30, 30), + [CC_MON_MASK] = REG_FIELD(TM_CRITICAL_INT_MASK_OFF, 30, 30), + [WDOG_BARK_COUNT] = REG_FIELD(TM_WDOG_LOG_OFF, 0, 7), + /* Sn_STATUS */ REG_FIELD_FOR_EACH_SENSOR16(LAST_TEMP, TM_Sn_STATUS_OFF, 0, 11), REG_FIELD_FOR_EACH_SENSOR16(VALID, TM_Sn_STATUS_OFF, 21, 21), diff --git a/drivers/thermal/qcom/tsens.h b/drivers/thermal/qcom/tsens.h index a252619c2399..cf0511a947d4 100644 --- a/drivers/thermal/qcom/tsens.h +++ b/drivers/thermal/qcom/tsens.h @@ -440,6 +440,18 @@ enum regfield_ids { CRIT_THRESH_13, CRIT_THRESH_14, CRIT_THRESH_15, + + /* WATCHDOG */ + WDOG_BARK_STATUS, + WDOG_BARK_CLEAR, + WDOG_BARK_MASK, + WDOG_BARK_COUNT, + + /* CYCLE COMPLETION MONITOR */ + CC_MON_STATUS, + CC_MON_CLEAR, + CC_MON_MASK, + MIN_STATUS_0, /* MIN threshold violated */ MIN_STATUS_1, MIN_STATUS_2, @@ -484,6 +496,7 @@ enum regfield_ids { * @adc: do the sensors only output adc code (instead of temperature)? * @srot_split: does the IP neatly splits the register space into SROT and TM, * with SROT only being available to secure boot firmware? + * @has_watchdog: does this IP support watchdog functionality? * @max_sensors: maximum sensors supported by this version of the IP */ struct tsens_features { @@ -491,6 +504,7 @@ struct tsens_features { unsigned int crit_int:1; unsigned int adc:1; unsigned int srot_split:1; + unsigned int has_watchdog:1; unsigned int max_sensors; }; -- 2.20.1